
Screen Reference
ISDN-BRI Trunk Circuit Pack
1004
Administrator’s Guide for Avaya Communication Manager
November 2003
Time Fill
The bit pattern sent on the D-channel between valid LAPD packets.
Field descriptions for page 1
Figure 233: BRI Trunk (with a TN556B or TN2198 circuit pack)
The following field descriptions are unique to the ISDN-BRI Circuit Pack screen with a TN556B or
TN2198 circuit pack. The following fields do not display with a TN556B or TN2198 circuit pack:
•
T3 Timer Length (sec)
•
Synch Source
•
Layer 1 Stable
•
Detect Slips
Valid entries
Usage
flags
ones
change bri-trunk-board Page 1 of 1
ISDN-BRI TRUNK CIRCUIT PACK
Location: 01A09 Name: ______________
Interface Companding: a-law_ DCP/Analog Bearer Capability: 3.1kHz
Port Interface Side Cntry/Peer TEI Time Invert
Protocol Fill Bits?
1: network__ 12__ 0__ flags n
2: network__ etsi 0__ ones_ y
3: network__ 2___ auto flags y
4: peer-master b QSIG 0__ flags n
5: peer-master a QSIG auto ones_ n
6: __________ ____ 0__ ones_ n
7. __________ ____ 0__ ones_ n
8: __________ ____ 0__ ones_ n
9: __________ ____ 0__ ones_ n
10: __________ ____ 0__ ones_ n
11: __________ ____ 0__ ones_ n
12: __________ ____ 0__ ones_ n