CF CONTROLLER
S5PC100 USER’S MANUAL (REV1.0)
5.5-8
Table 5.5-3 Timing Parameter Each PIO Mode
Register Transfer
MODE0
MODE1
MODE2
MODE3
MODE4
t1
(70, --)
(50, --)
(30, --)
(30, --)
(25, --)
t2
(290, --)
(290, --)
(290, --)
(80, --)
(70, --)
tEOC
(240, --)
(43, --)
(10, --)
(70, --)
(25, --)
t1+t2+tEOC
(600, --)
(383, --)
(330, --)
(180, --) (120,
--)
Data Transfer
MODE0
MODE1
MODE2
MODE3
MODE4
t1
(70, --)
(50, --)
(30, --)
(30, --)
(25, --)
t2
(165, --)
(125, --)
(100, --)
(80, --)
(70, --)
tEOC
(365, --)
(208, --)
(110, --)
(70, --)
(25, --)
t1+t2+tEOC
(600, --)
(383, --)
(240, --)
(180, --) (120,
--)
unit “ns”
1.5.1 ATA_PIO_TIME Register Setting Example (In case of Data Transfer)
The “t1” minimum time is 70ns in the system clock of 100MHz (10ns). It gives 7; “t1” divided by 10ns. This case
has no residual, therefore pio_t1[3:0] assigns 6 which is 7 minus 1. If it has residual, assign the quotient at
pio_t1[3:0].
ATA_PIO_TIME (Tpara) = PIO mode (Minimum, Maximum)/ system clock – 1
tPIO0 (Timing Parameter of PIO Mode 0 in case of Register Transfer)
: 32’h000_17_1c_6
t1: 70/10 = 7
pio_t1 value = 7- 1 = 6
pio_t1[3:0]
: 0x6
t2: 290/10 = 29
pio_t2 value = 29 - 1 = 28 pio_t2[11 :4]
: 0x1c
teoc: 240/10 = 24 pio_teoc value = 24 - 1 = 23
pio_teoc[19:12]
: 0x17
Steps for ATAPI PIO protocol:
•
Initialization: Address (ATA_DA) and chip selection (ATA_CS0n/CS1n) setup if the read/ write strobe
(ATA_DIORn/DIOWn) is deasserted.
•
Data Read/ Write setup: Both Driver and Host shall do that the data on the data line for setup.
•
Data Read/ Write hold: Both Driver and Host must remain stable after read/ write strobe signal is asserted
(active low).
Summary of Contents for S5PC100
Page 21: ...MEMORY MAP S5PC100 USER S MANUAL REV1 0 1 2 2 ...
Page 34: ...S5PC100 USER S MANUAL REV1 0 BALL MAP SIZE POP 1 1 9 1 4 MCP CONNECTION ...
Page 49: ...IROM CODE S5PC100 USER S MANUAL REV1 0 2 6 4 12 Mhz 300 0 Mhz 100 0 Mhz 79 5 Mhz 20 6 Mhz ...
Page 174: ...CLOCK CONTROLLER S5PC100 USER S MANUAL REV1 0 2 3 24 Rs 0ohm Rf 1Mohm CL 10 35pF ...
Page 322: ...CORESIGHT S5PC100 USER S MANUAL REV1 0 3 2 4 Figure 3 2 2 S5PC100 Coresight Structure ...
Page 330: ...CORESIGHT S5PC100 USER S MANUAL REV1 0 3 2 12 Figure 3 2 7 ETB Block Diagram ...
Page 345: ...S5PC100 USER S MANUAL REV1 0 ASYNC BRIDGE 3 4 3 Figure 3 4 2 Asynchronous Bridge Components ...
Page 359: ...S5PC100 USER S MANUAL REV1 0 VECTORED INTERRUPT CONTROLLER 4 1 3 Figure 4 1 2 VIC Daisy Chain ...
Page 651: ...S5PC100 USER S MANUAL REV1 0 UART 8 1 27 Figure 8 1 10 UINTSP UINTP and UINTM block diagram ...
Page 652: ...UART S5PC100 USER S MANUAL REV1 0 8 1 28 NOTES ...
Page 743: ...S5PC100 USER S MANUAL REV1 0 MIPI HSI INTERFACE CONTROLLER 8 6 13 ...
Page 756: ...MIPI HSI INTERFACE CONTROLLER S5PC100 USER S MANUAL REV1 0 8 6 26 NOTES ...
Page 800: ...MIPI CSIS S5PC100 USER S MANUAL REV1 0 8 8 10 NOTES ...
Page 816: ...USB HOST CONTROLLER S5PC100 USER S MANUAL REV1 0 8 9 16 ...
Page 935: ...S5PC100 USER S MANUAL REV1 0 MODEM INTERFACE 8 11 13 NOTES ...
Page 1111: ...S5PC100 USER S MANUAL REV1 0 IMAGE ROTATOR 9 2 3 3 4 180 DEGREE ROTATION ...
Page 1112: ...IMAGE ROTATOR S5PC100 USER S MANUAL REV1 0 9 2 4 3 5 90 AND 270 DEGREE ROTATION ...
Page 1118: ...S5PC100 USER S MANUAL REV1 0 CAMERA INTERFACE 9 3 3 Figure 9 3 2 Camera Interface Overview ...
Page 1181: ...JPEG S5PC100 USER S MANUAL REV1 0 9 4 6 Figure 9 4 5 YCbCr4 2 2 Color Format ...
Page 1199: ...JPEG S5PC100 USER S MANUAL REV1 0 9 4 24 NOTES ...
Page 1245: ...3D ACCELERATOR S5PC100 USER S MANUAL REV1 0 9 6 18 ...
Page 1353: ...TVOUT VIDEO DAC S5PC100 USER S MANUAL REV1 0 9 7 32 ...
Page 1452: ...S5PC100 USER S MANUAL REV1 0 VIDEO PROCESSOR 9 8 43 NOTES ...
Page 1482: ...MIXER S5PC100 USER S MANUAL REV1 0 9 9 30 NOTES ...
Page 1664: ...S5PC100 USER S MANUAL REV1 0 I2S CONTROLLER 5 1CH 10 2 31 NOTES ...
Page 1701: ...AC97 CONTROLLER S5PC100 USER S MANUAL REV1 0 10 4 18 NOTES ...
Page 1731: ...SPDIF TRANSMITTER S5PC100 USER S MANUAL REV1 0 10 6 16 NOTES ...
Page 1744: ...S5PC100 USER S MANUAL REV1 0 ADC AND TOUCH SCREEN INTERFACE 10 7 13 NOTES ...
Page 1750: ...KEYPAD INTERFACE S5PC100 USER S MANUAL REV1 0 10 8 6 Figure 10 8 7 Keypad I F Block Diagram ...
Page 1755: ...S5PC100 USER S MANUAL REV1 0 KEYPAD INTERFACE 10 8 11 NOTES ...
Page 1779: ...SECURE DOMAIN MANAGER S5PC100 USER S MANUAL REV1 0 11 2 22 NOTES ...