USB HOST CONTROLLER
S5PC100 USER’S MANUAL (REV1.0)
8.9-40
5.2.23 USB HcRhPortStatus 2 Register (UHCRHPSTAT2, Address = 0xED40_0058)
The UHC Root Hub Port Status[2:1] registers control and report USB ports 1 and 2 events on a per-port basis.
The lower word of UHCRHPS1/2 reflects the port status, whereas the upper word reflects the status change bits.
Some status bits are implemented with special write behavior (see Table 8.9-23). If a transaction (token through
handshake) is in progress when a write to change port status occurs, the resulting port-status change must be
postponed until the transaction completes. The register organization and individual bit definitions are shown in
Table 8.9-23.
Table 8.9-23 UHCRHPSTAT2 Bit Definitions
UHCRHPSTAT2
Bit
Description
R/W
Reset Value
Reserved
[31:21]
Read as unknown and must be written as zero.
-
PRSC [20]
PortResetStatusChange
This bit is set at the end of the 10-ms port reset signal.
A 1 indicates that the port reset is complete. A 0
indicates that the port reset is not yet complete. The
HCD writes a 1 to clear this bit. Writing a 0 has no
effect.
0 = Port reset is not complete.
1 = Port reset is complete.
R/W
POCIC [19]
PortOverCurrentIndicatorChange
This bit is valid only if over-current conditions are
reported on a per-port basis. This bit is set if root hub
changes the port over-current indicator bit. The HCD
writes a 1 to clear this bit. Writing a 0 has no effect
0 = No change in PortOverCurrentIndicator.
1 = PortOverCurrentIndicator has changed.
R/W
PSSC [18]
PortSuspendStatusChange
This bit is set by the UHC if the full resume sequence
has been
complete. This sequence includes the 20-ms resume
pulse, LS EOP, and 3-ms re-synchronization delay. The
HCD writes a 1 to clear this bit. Writing a 0 has no
effect. This bit is also cleared if PortResetStatusChange
is set.
0 = Resume is not complete.
1 = Resume complete.
R/W
PESC [17]
PortEnableStatusChange
This bit is set if events (such as over-current condition,
disconnect, switched-off power, or operational bus
R/W
Summary of Contents for S5PC100
Page 21: ...MEMORY MAP S5PC100 USER S MANUAL REV1 0 1 2 2 ...
Page 34: ...S5PC100 USER S MANUAL REV1 0 BALL MAP SIZE POP 1 1 9 1 4 MCP CONNECTION ...
Page 49: ...IROM CODE S5PC100 USER S MANUAL REV1 0 2 6 4 12 Mhz 300 0 Mhz 100 0 Mhz 79 5 Mhz 20 6 Mhz ...
Page 174: ...CLOCK CONTROLLER S5PC100 USER S MANUAL REV1 0 2 3 24 Rs 0ohm Rf 1Mohm CL 10 35pF ...
Page 322: ...CORESIGHT S5PC100 USER S MANUAL REV1 0 3 2 4 Figure 3 2 2 S5PC100 Coresight Structure ...
Page 330: ...CORESIGHT S5PC100 USER S MANUAL REV1 0 3 2 12 Figure 3 2 7 ETB Block Diagram ...
Page 345: ...S5PC100 USER S MANUAL REV1 0 ASYNC BRIDGE 3 4 3 Figure 3 4 2 Asynchronous Bridge Components ...
Page 359: ...S5PC100 USER S MANUAL REV1 0 VECTORED INTERRUPT CONTROLLER 4 1 3 Figure 4 1 2 VIC Daisy Chain ...
Page 651: ...S5PC100 USER S MANUAL REV1 0 UART 8 1 27 Figure 8 1 10 UINTSP UINTP and UINTM block diagram ...
Page 652: ...UART S5PC100 USER S MANUAL REV1 0 8 1 28 NOTES ...
Page 743: ...S5PC100 USER S MANUAL REV1 0 MIPI HSI INTERFACE CONTROLLER 8 6 13 ...
Page 756: ...MIPI HSI INTERFACE CONTROLLER S5PC100 USER S MANUAL REV1 0 8 6 26 NOTES ...
Page 800: ...MIPI CSIS S5PC100 USER S MANUAL REV1 0 8 8 10 NOTES ...
Page 816: ...USB HOST CONTROLLER S5PC100 USER S MANUAL REV1 0 8 9 16 ...
Page 935: ...S5PC100 USER S MANUAL REV1 0 MODEM INTERFACE 8 11 13 NOTES ...
Page 1111: ...S5PC100 USER S MANUAL REV1 0 IMAGE ROTATOR 9 2 3 3 4 180 DEGREE ROTATION ...
Page 1112: ...IMAGE ROTATOR S5PC100 USER S MANUAL REV1 0 9 2 4 3 5 90 AND 270 DEGREE ROTATION ...
Page 1118: ...S5PC100 USER S MANUAL REV1 0 CAMERA INTERFACE 9 3 3 Figure 9 3 2 Camera Interface Overview ...
Page 1181: ...JPEG S5PC100 USER S MANUAL REV1 0 9 4 6 Figure 9 4 5 YCbCr4 2 2 Color Format ...
Page 1199: ...JPEG S5PC100 USER S MANUAL REV1 0 9 4 24 NOTES ...
Page 1245: ...3D ACCELERATOR S5PC100 USER S MANUAL REV1 0 9 6 18 ...
Page 1353: ...TVOUT VIDEO DAC S5PC100 USER S MANUAL REV1 0 9 7 32 ...
Page 1452: ...S5PC100 USER S MANUAL REV1 0 VIDEO PROCESSOR 9 8 43 NOTES ...
Page 1482: ...MIXER S5PC100 USER S MANUAL REV1 0 9 9 30 NOTES ...
Page 1664: ...S5PC100 USER S MANUAL REV1 0 I2S CONTROLLER 5 1CH 10 2 31 NOTES ...
Page 1701: ...AC97 CONTROLLER S5PC100 USER S MANUAL REV1 0 10 4 18 NOTES ...
Page 1731: ...SPDIF TRANSMITTER S5PC100 USER S MANUAL REV1 0 10 6 16 NOTES ...
Page 1744: ...S5PC100 USER S MANUAL REV1 0 ADC AND TOUCH SCREEN INTERFACE 10 7 13 NOTES ...
Page 1750: ...KEYPAD INTERFACE S5PC100 USER S MANUAL REV1 0 10 8 6 Figure 10 8 7 Keypad I F Block Diagram ...
Page 1755: ...S5PC100 USER S MANUAL REV1 0 KEYPAD INTERFACE 10 8 11 NOTES ...
Page 1779: ...SECURE DOMAIN MANAGER S5PC100 USER S MANUAL REV1 0 11 2 22 NOTES ...