Infineon XDPP1100, Technical Reference Manual

Page: 540 / 562

User Manual 540 of 562 V 1.0
2021-08-25
XDPP1100 technical reference manual
Digital power controller
Central processing unit subsystem
•
Initial value definition
•
Polynomial definition
•
Final XOR configuration
•
Data input reflection
•
Data output reflection
CRC HW implementation is shown in Figure 122 .
Figure 122 CRC HW implementation scheme
15.12.1 CRC registers
The relevant CRC-related registers and their descriptions are provided in Table 117 .
Table 117 CRC register descriptions
Register name Field name Access Address Bits Description
DATA VAL RW 7009_0000h [31:0] This register is used to feed the CRC
module and to read the CRC result.
On write, feed the CRC. On read,
return the result of the CRC
calculation.
INIT VAL W 7009_0004h [31:0] This register is used to initialize the
CRC polynomial. The INIT value has
to be adapted for polynomial
orders lower than 32 and must be
left-aligned.
POLY VAL RW 7009_0008h [31:0] This register is a 32-bit read/write
register, used to configure the
polynomial of the CRC. The
maximum order of the supported
polynomial is 32. A typical
Data In [X:0]
FF
31
MX
FF
30
Data In [0:X]
MX
FF
1
MX
FF
0
& & & &
POLY[Y:0]
INIT[Y:0]
MX
REFIN
CRC [Y:0]
CRC_REFO = CRC[0:Y]
MX REFOUT
XOR
XORE[Y:0]
CRC_OUT [Y:0]
X <= 31
Y <= 31