![Infineon XDPP1100 Technical Reference Manual Download Page 273](http://html1.mh-extra.com/html/infineon/xdpp1100/xdpp1100_technical-reference-manual_2055193273.webp)
User Manual
273 of 562
V 1.0
2021-08-25
XDPP1100 technical reference manual
Digital power controller
Fault handler
Command name
Access Length Address Bits
Description
specified by delay bits [2:0] then if still
operating in current limiting, shut down
and respond according to retry bits [5:3]
3: Shut down and respond according to
retry bits [5:3]
[5:3]: Retry setting
0: Remain disabled until fault cleared
1 to 6: Attempt to restart [5:3] times with
delay [2:0] between restarts
7: Attempt to restart continuously until
commanded OFF
[2:0]: Delay time
0 to 7: Number of delay time units
between restart attempts, unit defined
by FW_CONFIG_FAULTS command
IOUT_OC_LV_FAULT_LIMI
T
RW
Word
48h
[15:0]
In the case where the response to an
overcurrent condition is to operate in a
constant current mode unless the
output voltage is pulled below the
specified value, the
IOUT_OC_LV_FAULT_LIMIT specifies
that voltage threshold. The data bytes
are formatted according to the setting of
the VOUT_MODE command. Note that
the IOUT_OC_LV_FAULT_RESPONSE
command is not supported. The only
supported response is shutdown.
IOUT_OC_WARN_LIMIT
RW
Word
4Ah
[15:0]
Sets the value of the output current, in
amps, that causes an overcurrent
warning condition. The format is
LINEAR11. The hardware LSB is 1 A,
suggesting an exponent of 0.
IOUT_UC_FAULT_LIMIT
RW
Word
4Bh
[15:0]
Sets the value of the output current, in
amps, that causes an undercurrent fault
condition. The format is LINEAR11. The
hardware LSB is 1 A, suggesting an
exponent of 0.
IOUT_UC_FAULT_RESPON
SE
RW
Byte
4Ch
[7:0]
Instructs the device on what action to
take in response to an output
undercurrent fault.
[7:6]: Response
0: Continue operation without
interruption
1:
Continue operation for time specified
by delay bits [2:0] then if fault condition
still present, shut down and respond
according to retry bits [5:3]
2: Shut down SR FETs and respond
according to retry bits [5:3]