NXP Semiconductors Kinetis KE1xZ256, Reference Manual

Page: 821 / 1325

Chapter 38
Programmable Delay Block (PDB)
38.1 Chip-specific Information for this Module
38.1.1 Instantiation Information
There is one PDB module on this device. The PDB feature configuration is shown in the
following table.
Table 38-1. PDB Configuration
PDB Feature PDB0 Description
Number of PDB channels for ADC
hardware trigger 2 Each PDB channel supports one
hardware trigger for one ADC.
Number of pre-triggers for ADC channel
select per PDB channel 2 PDB pre-triggers are used to select ADC
channel for the ADC hardware trigger.
Pre-trigger number matches ADC
channel number.
Number of Pulse Out 2 Pulse Out connects to TRGMUX
Number of DAC interval triggers 0
38.1.2 PDB Clocking Information
The PDB module is only clocked by system clock shown in following diagram.
Kinetis KE1xZ256 Sub-Family Reference Manual, Rev. 3, 07/2018
NXP Semiconductors 821