Avaya S8700 Series, Maintenance Manual

Page: 2509 / 2618

UDS1-BD (UDS1 Interface Circuit Pack)
Issue 1 May 2002 8-1787 555-233-143
CPE Loop-Back Jack Test (#1212)
This test is destructive.
The CPE Loop-Back Jack (CLJ-LB) test causes a loopback at the CPE Loop-Back
Jack and tests the building wiring connection between the UDS1-BD DS1 board
and the CPE Loop-Back Jack.
The test is highly destructive and can only be initiated by a system technician
demanded test ds1-loop UUCSS cpe-loopback-jack-test-begin
[number-of-bits bit-pattern] command. The System technician has the choice
of entering a loopback activation code on the command line or using the default
code 0x47F.
Every trunk or port on the UDS1 Interface circuit pack must be busied out using
the system technician busyout board command before running the CPE
Loop-Back Jack test.
The CPE Loop-Back Jack test has the UDS1 Interface circuit pack transmit a
loopback activation code to the CPE Loop-Back Jack, waits up to 10 seconds for
return of the code to verify the loopback has been established, transmits a framed
3-in-24 test pattern, begins counting bit errors in the received test pattern, and
returns a PASS result to indicate that the pattern was successfully sent. If the
loopback is not established within the 10 seconds, the test returns FAIL or abort.
The status of the CPE Loop-Back Jack test is available in the hardware error log
via Error Type 3900. Several distinct Aux values give the user information about
the status of the test.
The list measurements ds1 summary command will display the length of time
the test has been running (
Test Duration
field) and number of bit errors
detected (
Loopback/Span Test Bit-Error Count
field). If the test pattern
is being passed through the loopback cleanly, the number of bit errors should be
very low. The command will also display the type of Loopback/Span test
executing (
Test
field), the type of pattern generated for the Loopback/Span test
(
Pattern
field), and whether the pattern (i.e., 3-in-24 Pattern) is synchronized
(
Synchronized
field).
To terminate the test, enter the test ds1-loop UUCSS end-loopback/span-test
command or the release board command. Using the release board command
will restore every trunk or port on the UDS1 Interface circuit pack to the in-service
state.