NXP Semiconductors MKW01Z128, Reference Manual, Page: 213 / 884

Table 2-1. System memory map (continued)
System 32-bit address range Destination slave Access
0xF000_0000–0xF000_0FFF Micro Trace Buffer (MTB) registers Cortex-M0+ core
0xF000_1000–0xF000_1FFF MTB Data Watchpoint and Trace (MTBDWT) registers Cortex-M0+ core
0xF000_2000–0xF000_2FFF ROM table Cortex-M0+ core
0xF000_3000–0xF000_3FFF Miscellaneous Control Module (MCM) Cortex-M0+ core
0xF000_4000–0xF7FF_FFFF Reserved –
0xF800_0000–0xFFFF_FFFF IOPORT: GPIO (single cycle) Cortex-M0+ core
1. The program flash always begins at 0x0000_0000 but the end of implemented flash varies depending on the amount of
flash implemented for a particular device. See Flash memory sizes for details.
2. This range varies depending on SRAM sizes. See SRAM ranges for details.
3. Includes BME operations to GPIO at slot 15 (based at 0x4000_F000).
2.3 Flash memory map
The flash memory and the flash registers are located at different base addresses as shown
in the figure found here.
The base address for each is specified in System memory map .
Flash
Flash configuration field
Flash base address
Flash memory base address
Registers
Figure 2-1. Flash memory map
The on-chip flash memory is implemented in a portion of the allocated Flash range to
form a contiguous block in the memory map beginning at address 0x0000_0000. See
Flash memory sizes for details of supported ranges.
Access to the flash memory ranges outside the amount of flash on the device causes the
bus cycle to be terminated with an error followed by the appropriate response in the
requesting bus master.
Flash memory map
MKW01Z128 MCU Reference Manual, Rev. 3, 04/2016
82 Freescale Semiconductor, Inc.