AIPS_PACRn field descriptions (continued)
Field
Description
15
Reserved
This field is reserved.
This read-only field is reserved and always has the value 0.
14
SP4
Supervisor Protect
Determines whether the peripheral requires supervisor privilege level for accesses. When this field is set,
the master privilege level must indicate the supervisor access attribute, and the MPR
x
[MPL
n
] control field
for the master must be set. If not, access terminates with an error response and no peripheral access
initiates.
0
This peripheral does not require supervisor privilege level for accesses.
1
This peripheral requires supervisor privilege level for accesses.
13
WP4
Write Protect
Determines whether the peripheral allows write accesss. When this bit is set and a write access is
attempted, access terminates with an error response and no peripheral access initiates.
0
This peripheral allows write accesses.
1
This peripheral is write protected.
12
TP4
Trusted Protect
Determines whether the peripheral allows accesses from an untrusted master. When this field is set and
an access is attempted by an untrusted master, the access terminates with an error response and no
peripheral access initiates.
0
Accesses from an untrusted master are allowed.
1
Accesses from an untrusted master are not allowed.
11
Reserved
This field is reserved.
This read-only field is reserved and always has the value 0.
10
SP5
Supervisor Protect
Determines whether the peripheral requires supervisor privilege level for accesses. When this field is set,
the master privilege level must indicate the supervisor access attribute, and the MPR
x
[MPL
n
] control field
for the master must be set. If not, access terminates with an error response and no peripheral access
initiates.
0
This peripheral does not require supervisor privilege level for accesses.
1
This peripheral requires supervisor privilege level for accesses.
9
WP5
Write Protect
Determines whether the peripheral allows write accesses. When this field is set and a write access is
attempted, access terminates with an error response and no peripheral access initiates.
0
This peripheral allows write accesses.
1
This peripheral is write protected.
8
TP5
Trusted Protect
Determines whether the peripheral allows accesses from an untrusted master. When this field is set and
an access is attempted by an untrusted master, the access terminates with an error response and no
peripheral access initiates.
0
Accesses from an untrusted master are allowed.
1
Accesses from an untrusted master are not allowed.
Table continues on the next page...
Memory map/register definition
MKW01Z128 MCU Reference Manual, Rev. 3, 04/2016
298
Freescale Semiconductor, Inc.
Summary of Contents for MKW01Z128
Page 7: ...MKW01xxRM Reference Manual Rev 3 04 2016 viii Freescale Semiconductor Inc...
Page 11: ...MKW01xxRM Reference Manual Rev 3 04 2016 xii Freescale Semiconductor Inc...
Page 133: ...MKW01Z128 MCU Reference Manual Rev 3 04 2016 2 Freescale Semiconductor Inc...
Page 233: ...Module clocks MKW01Z128 MCU Reference Manual Rev 3 04 2016 102 Freescale Semiconductor Inc...
Page 513: ...Interrupts MKW01Z128 MCU Reference Manual Rev 3 04 2016 382 Freescale Semiconductor Inc...
Page 633: ...CMP Trigger Mode MKW01Z128 MCU Reference Manual Rev 3 04 2016 502 Freescale Semiconductor Inc...