17.2.3 Peripheral Access Control Register (AIPS_PACRn)
This section describes PACR registers E-P, which control peripheral slots 32-127. See
Peripheral Access Control Register (AIPS_PACRn)
for the description of these registers.
Address: 0h base + 40h (4d × i), where i=0d to 11d
Bit
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
R
W
Reset
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
R
W
Reset
* Notes:
The reset value is chip-dependent and can be found in the AIPS chip-specific information.
•
AIPS_PACRn field descriptions
Field
Description
31
Reserved
This field is reserved.
This read-only field is reserved and always has the value 0.
30
SP0
Supervisor Protect
Determines whether the peripheral requires supervisor privilege level for accesses. When this field is set,
the master privilege level must indicate the supervisor access attribute, and the MPR
x
[MPL
n
] control field
for the master must be set. If not, access terminates with an error response and no peripheral access
initiates.
0
This peripheral does not require supervisor privilege level for accesses.
1
This peripheral requires supervisor privilege level for accesses.
29
WP0
Write Protect
Determines whether the peripheral allows write accesses. When this field is set and a write access is
attempted, access terminates with an error response and no peripheral access initiates.
0
This peripheral allows write accesses.
1
This peripheral is write protected.
28
TP0
Trusted Protect
Determines whether the peripheral allows accesses from an untrusted master. When this bit is set and an
access is attempted by an untrusted master, the access terminates with an error response and no
peripheral access initiates.
0
Accesses from an untrusted master are allowed.
1
Accesses from an untrusted master are not allowed.
Table continues on the next page...
Memory map/register definition
MKW01Z128 MCU Reference Manual, Rev. 3, 04/2016
300
Freescale Semiconductor, Inc.
Summary of Contents for MKW01Z128
Page 7: ...MKW01xxRM Reference Manual Rev 3 04 2016 viii Freescale Semiconductor Inc...
Page 11: ...MKW01xxRM Reference Manual Rev 3 04 2016 xii Freescale Semiconductor Inc...
Page 133: ...MKW01Z128 MCU Reference Manual Rev 3 04 2016 2 Freescale Semiconductor Inc...
Page 233: ...Module clocks MKW01Z128 MCU Reference Manual Rev 3 04 2016 102 Freescale Semiconductor Inc...
Page 513: ...Interrupts MKW01Z128 MCU Reference Manual Rev 3 04 2016 382 Freescale Semiconductor Inc...
Page 633: ...CMP Trigger Mode MKW01Z128 MCU Reference Manual Rev 3 04 2016 502 Freescale Semiconductor Inc...
