Counting
4.2 Configuration method 4xCount
Digital input/Digital output module DIQ 16x24VDC/0.5A 8xM12 (6ES7143-5AH00-0BA0)
66
Equipment Manual, 08/2021, A5E38688112-AD
Feedback bit
Explanations
RES_EVENT_OFLW_ACK
This bit shows for the respective counter whether the resetting of the event bit
EVENT_OFLW is active.
RES_EVENT_CMP_ACK
This bit shows for the respective counter whether the resetting of the event bit EVENT_CMP
is active.
Complete acknowledgment principle
Storing bits are acknowledged in accordance with the complete acknowledgment principle.
The figure below shows an example for the course of the complete acknowledgment
principle at an overflow:
①
The feedback bit EVENT_OFLW is set as a storing event at an overflow bit.
②
The set the control bit RES_EVENT_OFLW in order to initiate resetting of EVENT_OFLW.
③
The feedback bit RES_EVENT_OFLW_ACK is set when the resetting of EVENT_OFLW has been
recognized.
④
You reset the control bit RES_EVENT_OFLW .
⑤
The feedback bit RES_EVENT_OFLW_ACK is reset.
Figure 4-10 Acknowledgment principle
Note
When you have initiated the resetting of an event bit, you have to wait for the respective
feedback bit. You can initiate a further reset subsequently.
Note
An opening of the SW gate or HW gate (0-1 transition) resets all event bits.
Summary of Contents for SIMATIC ET 200AL
Page 2: ......
Page 143: ......
Page 218: ......
Page 250: ......
Page 296: ......
Page 337: ......
Page 365: ......
Page 392: ......
Page 419: ......
Page 451: ......
Page 483: ......
Page 597: ......
Page 648: ......
Page 702: ......
Page 739: ......
Page 781: ......
Page 804: ......
Page 828: ......
Page 853: ......
Page 880: ......
Page 906: ......
Page 996: ...Diagnostics ...
Page 1121: ......
Page 1565: ......