GigaDevice Semiconductor GD32F20 Series, User Manual

Page: 386 / 950

GD32F20x User Manual
386
18.2. General level0 timer (TIMERx, x=1, 2, 3, 4)
18.2.1. Overview
The general level0 timer module (Timer1, 2, 3, 4) is a four-channel timer that supports input
capture, output compare. They can generate PWM signals to control motor or be used for
power management applications. The general level0 time reference is a 16-bit or 32-bit
counter that can be used as an unsigned counter.
In addition, the general level0 timers can be programmed and be used to count or time
external events that drive other timers.
Timer and timer are completely independent, but there may be synchronized to provide a
larger timer with their counters incrementing in unison.
18.2.2. Characteristics

Total channel num: 4.

Counter width: 16bit.

Source of count clock is selectable:
internal clock, internal trigger, external input, external trigger.

Multiple counter modes: count up, count down, count up/down.

Quadrature decoder: used to track motion and determine both rotation direction and
position.

Hall sensor: for 3-phase motor control.

Programmable prescaler: 16 bit. Factor can be changed on the go.

Each channel is user-configurable:
Input capture mode, output compare mode, programmable PWM mode, single pulse
mode

Auto-reload function.

Interrupt output or DMA request on: update, trigger event, and compare/capture event.

Daisy chaining of timer modules to allow a single timer to initiate multiple timing events.

Timer synchronization allows selected timers to start counting on the same clock cycle.

Timer Master/Slave mode controller.
18.2.3. Block diagram
Figure 18-32. General Level 0 timer block diagram provides details on the internal