GigaDevice Semiconductor GD32F20 Series, User Manual

Page: 387 / 950

GD32F20x User Manual
387
configuration of the general level0 timer.
Figure 18-32. General Level 0 timer block diagram
=
1
0 0 0
0
In
p
u
t
L
o
g
ic
S
y
n
c
h
ro
n
iz
e
r&
F
ilt
e
r
&
E
d
g
e
D
e
te
c
to
r
E
d
g
e
s
e
le
c
to
r
P
re
s
c
a
le
r
T
ri
g
g
e
r
p
ro
c
e
s
s
o
r
T
ri
g
g
e
r
S
e
le
c
to
r&
C
o
u
n
te
r
Q
u
a
d
ra
te
D
e
c
o
d
e
r
S
la
v
e
m
o
d
e
p
ro
c
e
s
s
o
r
C
o
u
n
te
r
E
x
te
rn
a
l
T
ri
g
g
e
r
In
p
u
t
lo
g
ic
P
o
la
ri
ty
s
e
le
c
ti
o
n
E
d
g
e
d
e
te
c
to
r
P
re
s
c
a
le
r
F
ilt
e
r
T
IM
E
R
x
_
C
H
x
C
V
R
e
g
is
te
r
/I
n
te
rr
u
p
t
R
e
g
is
te
r
s
e
t
a
n
d
u
p
d
a
te
In
te
rr
u
p
t
c
o
ll
e
c
to
r
a
n
d
c
o
n
tr
o
lle
r
A
P
B
B
U
S
CK
_
T
IM
E
R
CH
0
_
IN
CH
1
_
IN
CH
2
_
IN
CH
3
_
IN
CI
0
IT
I0
IT
I1
IT
I2
IT
I3
E
T
I
C
A
R
O
u
tp
u
t
L
o
g
ic
g
e
n
e
ra
ti
o
n
o
f
o
u
tp
u
ts
s
ig
n
a
ls
i
n
c
o
m
p
a
re
,
P
W
M
,a
n
d
m
ix
e
d
m
o
d
e
s
a
c
c
o
rd
in
g
t
o
i
n
it
ia
li
z
a
ti
o
n
,
s
o
ft
w
a
re
o
u
tp
u
t
m
a
s
k
,
a
n
d
p
o
la
ri
ty
c
o
n
tr
o
l
CH
0
_
O
D
M
A
c
o
n
tr
o
ll
e
r
T
IM
E
R
x
_
T
R
G
O
……
.
In
te
rr
u
p
t
CH
1
_
O
CH
2
_
O
CH
3
_
O
Up da te
Tri gg er
Ca p/C om
D
M
A
R
E
Q
/A
C
K
T
IM
E
R
x
_
CH
0
T
IM
E
R
x
_
CH
1
T
IM
E
R
x
_
CH
2
T
IM
E
R
x
_
CH
3
T
IM
E
R
x
_
TG
T
IM
E
R
x
_
UP
PSC
P
S
C
_
C
L
K
T
IM
E
R
_
CK
re
q
e
n
/d
ir
e
ct
r
e
q
se
t
E
T
IFP