1417
SPNU563A – March 2018
Copyright © 2018, Texas Instruments Incorporated
Controller Area Network (DCAN) Module
Chapter 27
SPNU563A – March 2018
Controller Area Network (DCAN) Module
This chapter describes the controller area network (DCAN) module.
NOTE:
This chapter describes a superset implementation of the DCAN module. Consult your
device-specific datasheet to identify the applicability of the DMA-related features, the number
of instantiations of the DCAN IP, and the number of mailboxes supported on your specific
device being used.
Topic
...........................................................................................................................
Page
27.1
Overview
........................................................................................................
27.2
CAN Blocks
....................................................................................................
27.3
CAN Bit Timing
...............................................................................................
27.4
CAN Module Configuration
..............................................................................
27.5
Message RAM
.................................................................................................
27.6
Message Interface Register Sets
.......................................................................
27.7
Message Object Configurations
........................................................................
27.8
Message Handling
...........................................................................................
27.9
CAN Message Transfer
....................................................................................
27.10 Interrupt Functionality
....................................................................................
27.11 Global Power Down Mode
...............................................................................
27.12 Local Power Down Mode
................................................................................
27.13 GIO Support
..................................................................................................
27.14 Test Modes
...................................................................................................
27.15 SECDED Mechanism
......................................................................................
27.16 Debug/Suspend Mode
....................................................................................
27.17 DCAN Control Registers
.................................................................................