CHAPTER 7 INTERRUPTION/EXCEPTION PROCESSING FUNCTION
275
User’s Manual U14359EJ4V0UM
7.3.3 Priorities of maskable interrupts
The V850E/MA1 provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt
is being serviced. Multiple interrupts can be controlled by priority levels.
There are two types of priority level control: control based on the default priority levels, and control based on the
programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt
control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are
generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt
request type (default priority level) beforehand. For more information, refer to
Table 7-1 Interrupt/Exception
Source List
. The programmable priority control customizes interrupt requests into eight levels by setting the priority
level specification flag.
Note that when an interrupt request is acknowledged, the ID flag of PSW is automatically set to 1. Therefore,
when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in
the interrupt service program) to set the interrupt enable mode.
Remark
xx: Identification name of each peripheral unit (OV, P00 to P03, P10 to P13, CM, DMA, CSI, SE, SR,
ST, AD)
n:
Peripheral unit number (None or 0 to 3).
