CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION
181
User’s Manual U14359EJ4V0UM
(2/2)
Bit position
Bit name
Function
SDRAM Shift Width On-Page Control
Specifies the address shift width during on-page judgment.
When the external data bus width is 8 bits: Set SSO1n, SSO0n = 00B
When the external data bus width is 16 bits: Set SSO1n, SSO0n = 01B
SSO1n SSO0n
Address shift width
0
0
8 bits
0
1
16 bits
1
0
Setting prohibited
1
1
Setting prohibited
5, 4
SSO1n,
SSO0n
(n = 1 3,
4, 6)
Row Address Width Control
Specifies the row address width.
RAW1n RAW0n
Row address width
0
0
11
0
1
12
1
0
Setting prohibited
1
1
Setting prohibited
3, 2
RAW1n,
RAW0n
(n = 1, 3,
4, 6)
Row Address Multiplex Width Control
Specifies the address multiplex width during SDRAM access.
SAW1n SAW0n
Address multiplex width
0
0
8
0
1
9
1
0
10
1
1
Setting prohibited
1, 0
SAW1n,
SAW0n
(n = 1, 3,
4, 6)
