![Schweitzer Engineering Laboratories SEL-421-4 Instruction Manual Download Page 783](http://html.mh-extra.com/html/schweitzer-engineering-laboratories/sel-421-4/sel-421-4_instruction-manual_1216726783.webp)
xxvii
Date Code 20171006
Instruction Manual
SEL-400 Series Relays
Preface
General Information
Logic Diagrams
Logic diagrams in this manual follow the conventions and definitions shown below.
Trademarks
All brand or product names appearing in this document are the trademark or reg-
istered trademark of their respective holders. No SEL trademarks may be used
without written permission.
SEL trademarks appearing in this manual are shown in the following table.
EtherCAT is registered trademark and patented technology, licensed by Beckhoff
Automation GmbH, Germany.
A
B
C
C
A
B
S
R
Q
A
A
B
B
Y
X
X
Y
A
B
C
A
B
C
NAME
SYMBOL
FUNCTION
COMPARATOR
OR
AND
NAND
TIME DELAYED PICK UP AND/OR
TIME DELAYED DROP OUT
EDGE TRIGGER TIMER
SET RESET FLIP FLOP
Input A is compared to input B. Output C asserts
if A is greater than B.
Either input A or input B asserted cause output C
to assert.
Input A and input B must assert to assert output C.
If A and/or B are deasserted, output C is asserted.
X is a time-delay-pickup value; Y is a time-delay-
dropout value. B asserts time X after input A
asserts; B will not assert if A does not remain
asserted for time X. If X is zero, B will assert
when A asserts. If Y is zero, B will deassert when
A deasserts.
Rising edge of A starts timers. Output B will assert
time X after the rising edge of A. B will remain
asserted for time Y. If Y is zero, B will assert for a
single processing interval. Input A is ignored while
the timers are running.
Input S asserts output Q until input R asserts.
Output Q deasserts or resets when R asserts.
EXCLUSIVE OR
B
A
If either A or B is asserted, output C is asserted.
If A and B are of the same state, C is deasserted.
C
NOR
B
A
If neither A nor B asserts, output C asserts.
C
AND W/ INVERTED INPUT
B
A
If input A is asserted and input B is deasserted,
output C asserts. Inverter "O" inverts any input
or output on any gate.
C
INPUT FLAG
Input A comes from other logic.
A
—
+
B asserts at the falling edge of input A.
FALLING EDGE
A
B
RISING EDGE
A
B
B asserts at the rising edge of input A.
AC
SEL
ERATOR
Analytic Assistant
®
SEL-2407
®
AC
SEL
ERATOR
Architect
®
SEL
OGIC
®
AC
SEL
ERATOR
QuickSet
®
SEL Compass
®
Best Choice Ground Directional Element
®
SYNCHRO
WAV
E
®
M
IRRORED
B
ITS
®
Summary of Contents for SEL-421-4
Page 6: ...This page intentionally left blank ...
Page 14: ...This page intentionally left blank ...
Page 30: ...This page intentionally left blank ...
Page 104: ...This page intentionally left blank ...
Page 128: ...This page intentionally left blank ...
Page 536: ...This page intentionally left blank ...
Page 584: ...This page intentionally left blank ...
Page 616: ...This page intentionally left blank ...
Page 696: ...This page intentionally left blank ...
Page 750: ...This page intentionally left blank ...
Page 755: ...Instruction Manual PM400 01 NB SEL 400 Series Relays Instruction Manual 20171006 ...
Page 776: ...This page intentionally left blank ...
Page 932: ...This page intentionally left blank ...
Page 976: ...This page intentionally left blank ...
Page 1024: ...This page intentionally left blank ...
Page 1038: ...This page intentionally left blank ...
Page 1064: ...This page intentionally left blank ...
Page 1128: ...This page intentionally left blank ...
Page 1206: ...This page intentionally left blank ...
Page 1316: ...This page intentionally left blank ...
Page 1350: ...This page intentionally left blank ...
Page 1464: ...This page intentionally left blank ...
Page 1468: ...This page intentionally left blank ...
Page 1492: ...This page intentionally left blank ...
Page 1518: ...This page intentionally left blank ...