61
3.3.4
IRQ Sense Control Registers H and L (ISCRH, ISCRL)
ISCRH
Bit
15
14
13
12
11
10
9
8
IRQ15SCB IRQ15SCA IRQ14SCB IRQ14SCA IRQ13SCB IRQ13SCA IRQ12SCB IRQ12SCA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit
7
6
5
4
3
2
1
0
IRQ11SCB IRQ11SCA IRQ10SCB IRQ10SCA IRQ9SCB IRQ9SCA IRQ8SCB IRQ8SCA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
ISCRL
Bit
15
14
13
12
11
10
9
8
IRQ7SCB IRQ7SCA IRQ6SCB IRQ6SCA IRQ5SCB IRQ5SCA IRQ4SCB IRQ4SCA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Bit
7
6
5
4
3
2
1
0
IRQ3SCB IRQ3SCA IRQ2SCB IRQ2SCA IRQ1SCB IRQ1SCA IRQ0SCB IRQ0SCA
Initial value
0
0
0
0
0
0
0
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
The ISCR registers are two 16-bit readable/writable registers that select rising edge, falling edge,
or both edge detection, or level sensing, for the input at pins
IRQ15
to
IRQ0
.
The ISCR registers are initialized to H'0000 by a reset and in hardware standby mode.
Summary of Contents for H8S/2670
Page 5: ......
Page 9: ......
Page 199: ...182 ...
Page 361: ...344 ...
Page 393: ...376 ...
Page 647: ...630 ...