Hitachi H8S/2670, Reference Manual

Page: 466 / 647

449
Module Register Abbreviation R/W Initial Value Address
*
1
EXDMAC EXDMA source address register 2 EDSAR2 R/W Undefined H'FDE0
channel 2
EXDMA destination address
register 2 EDDAR2 R/W Undefined H'FDE4
EXDMA transfer count register 2 EDTCR2 R/W Undefined H'FDE8
EXDMA mode control register 2 EDMDR2 R/W *
5
H'0000 H'FDEC
EXDMA address control register 2 EDACR2 R/W H'0000 H'FDEE
EXDMAC EXDMA source address register 3 EDSAR3 R/W Undefined H'FDF0
channel 3
EXDMA destination address
register 3 EDDAR3 R/W Undefined H'FDF4
EXDMA transfer count register 3 EDTCR3 R/W Undefined H'FDF8
EXDMA mode control register 3 EDMDR3 R/W
*
5
H'0000 H'FDFC
EXDMA address control register 3 EDACR3 R/W H'0000 H'FDFE
All
EXDMAC
channels Module stop control register MSTPCR R/W H'0FFF H'FF40
Bus Bus width control register ABWCR R/W H'FF/H'00
*
6
H'FEC0
controller
Access state control register ASTCR R/W H'FF H'FEC1
Wait control register A WTCRA R/W H'7777 H'FEC2
Wait control register B WTCRB R/W H'7777 H'FEC4
Read strobe timing control register RDNCR R/W H'00 H'FEC6
Chip select assertion period control CSACRH R/W H'00 H'FEC8
register
CSACRL R/W H'00 H'FEC9
Burst ROM interface control BROMCRH R/W H'00 H'FECA
register
BROMCRL R/W H'00 H'FECB
Bus control register BCR R/W H'1C00 H'FECC
DRAM control register DRAMCR R/W H'0000 H'FED0
DRAM access control register DRACCR R/W H'00 H'FED2
Refresh control register REFCR R/W H'0000 H'FED4
Refresh timer counter RTCNT R/W H'00 H'FED6
Refresh time constant register RTCOR R/W H'FF H'FED7
TPU0 Timer control register 0 TCR0 R/W H'00 H'FFD0
Timer mode register 0 TMDR0 R/W H'C0 H'FFD1
Timer I/O control register 0H TIOR0H R/W H'00 H'FFD2
Timer I/O control register 0L TIOR0L R/W H'00 H'FFD3