Hitachi H8S/2670, Reference Manual

Page: 465 / 647

448
Module Register Abbreviation R/W Initial Value Address
*
1
DMAC DMA write enable register DMAWER R/W H'00 H'FF20
channels 0 DMA terminal control register
DMATCR R/W H'00 H'FF21
and 1
DMA control register 0A DMACR0A R/W H'00 H'FF22
DMA control register 0B DMACR0B R/W H'00 H'FF23
DMA control register 1A DMACR1A R/W H'00 H'FF24
DMA control register 1B DMACR1B R/W H'00 H'FF25
DMA band control register DMABCR R/W H'0000 H'FF26
Module stop control register MSTPCR R/W H'0FFF H'FF40
DTC DTC mode register A MRA —
*
3
Undefined —
*
4
DTC mode register B MRB —
*
3
Undefined —
*
4
DTC source address register SAR —
*
3
Undefined —
*
4
DTC destination address register DAR —
*
3
Undefined —
*
4
DTC transfer count register A CRA —
*
3
Undefined —
*
4
DTC transfer count register B CRB —
*
3
Undefined —
*
4
DTC enable register DTCER R/W H'00 H'FF28 to
H'FF2F
DTC vector register DTVECR R/W H'00 H'FF30
Module stop control register MSTPCR R/W H'0FFF H'FF40
EXDMAC EXDMA source address register 0 EDSAR0 R/W Undefined H'FDC0
channel 0
EXDMA destination address
register 0 EDDAR0 R/W Undefined H'FDC4
EXDMA transfer count register 0 EDTCR0 R/W Undefined H'FDC8
EXDMA mode control register 0 EDMDR0 R/W
*
5
H'0000 H'FDCC
EXDMA address control register 0 EDACR0 R/W H'0000 H'FDCE
EXDMAC EXDMA source address register 1 EDSAR1 R/W Undefined H'FDD0
channel 1
EXDMA destination address
register 1 EDDAR1 R/W Undefined H'FDD4
EXDMA transfer count register 1 EDTCR1 R/W Undefined H'FDD8
EXDMA mode control register 1 EDMDR1 R/W *
5
H'0000 H'FDDC
EXDMA address control register 1 EDACR1 R/W H'0000 H'FDDE