![background image](http://html1.mh-extra.com/html/texas-instruments/dm38x-davinci/dm38x-davinci_user-manual_1097067708.webp)
Registers
708
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
Table 1-304. VPDMA_int3_list0_int_mask Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
3
INT_MASK_LIST1_NOTIF
Y
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
2
INT_MASK_LIST1_COMP
LETE
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
1
INT_MASK_LIST0_NOTIF
Y
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
0
INT_MASK_LIST0_COMP
LETE
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.