![background image](http://html1.mh-extra.com/html/texas-instruments/dm38x-davinci/dm38x-davinci_user-manual_1097067422.webp)
Registers
422
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
1.3.7.28 intc_intr3_status_raw1 Register (offset = 84h) [reset = 0h]
intc_intr3_status_raw1 is shown in
and described in
.
Interrupt3 Raw Register 0
Figure 1-284. intc_intr3_status_raw1 Register
31
30
29
28
27
26
25
24
Reserved
VIP2_CHR_DS_2_UV
_ERR_INT_RAW
VIP2_CHR_DS_1_UV
_ERR_INT_RAW
R-0h
R/W-0h
R/W-0h
23
22
21
20
19
18
17
16
VIP1_CHR_DS_2_UV
_ERR_INT_RAW
VIP1_CHR_DS_1_UV
_ERR_INT_RAW
NF_CHR_DS_UV_ER
R_INT_RAW
COMP_ERR_INT_RA
W
GRPX3_INT_RAW
GRPX2_INT_RAW
GRPX1_INT_RAW
DEI_ERROR_INT_RA
W
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
15
14
13
12
11
10
9
8
Reserved
R-0h
7
6
5
4
3
2
1
0
VPDMA_INT3_CLIEN
T_RAW
VPDMA_INT3_CHAN
NEL_GROUP6_RAW
VPDMA_INT3_CHAN
NEL_GROUP5_RAW
VPDMA_INT3_CHAN
NEL_GROUP4_RAW
VPDMA_INT3_CHAN
NEL_GROUP3_RAW
VPDMA_INT3_CHAN
NEL_GROUP2_RAW
VPDMA_INT3_CHAN
NEL_GROUP1_RAW
VPDMA_INT3_CHAN
NEL_GROUP0_RAW
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit;
-n
= value after reset
Table 1-195. intc_intr3_status_raw1 Register Field Descriptions
Bit
Field
Type
Reset
Description
31-26
Reserved
R
0h
25
VIP2_CHR_DS_2_UV_ER
R_INT_RAW
R/W
0h
VIP2 Chroma Downsampler 2 UV Error Interrupt Status Read
indicates raw status 0 = inactive 1 = active Writing 1 will set status
Writing 0 has no effect
24
VIP2_CHR_DS_1_UV_ER
R_INT_RAW
R/W
0h
VIP2 Chroma Downsampler 1 UV Error Interrupt Status Read
indicates raw status 0 = inactive 1 = active Writing 1 will set status
Writing 0 has no effect
23
VIP1_CHR_DS_2_UV_ER
R_INT_RAW
R/W
0h
VIP1 Chroma Downsampler 2 UV Error Interrupt Status Read
indicates raw status 0 = inactive 1 = active Writing 1 will set status
Writing 0 has no effect
22
VIP1_CHR_DS_1_UV_ER
R_INT_RAW
R/W
0h
VIP1 Chroma Downsampler 1 UV Error Interrupt Status Read
indicates raw status 0 = inactive 1 = active Writing 1 will set status
Writing 0 has no effect
21
NF_CHR_DS_UV_ERR_I
NT_RAW
R/W
0h
Noise Filter Chroma Downsampler UV error Interrupt Status Read
indicates raw status 0 = inactive 1 = active Writing 1 will set status
Writing 0 has no effect
20
COMP_ERR_INT_RAW
R/W
0h
COMP Interrupt Status Read indicates raw status 0 = inactive 1 =
active Writing 1 will set status Writing 0 has no effect
19
GRPX3_INT_RAW
R/W
0h
GRPX3 Interrupt Status Read indicates raw status 0 = inactive 1 =
active Writing 1 will set status Writing 0 has no effect
18
GRPX2_INT_RAW
R/W
0h
GRPX2 Interrupt Status Read indicates raw status 0 = inactive 1 =
active Writing 1 will set status Writing 0 has no effect
17
GRPX1_INT_RAW
R/W
0h
GRPX1 Interrupt Status Read indicates raw status 0 = inactive 1 =
active Writing 1 will set status Writing 0 has no effect
16
DEI_ERROR_INT_RAW
R/W
0h
DEI Error Interrupt Status Read indicates raw status 0 = inactive 1 =
active Writing 1 will set status Writing 0 has no effect
15-8
Reserved
R
0h
7
VPDMA_INT3_CLIENT_R
AW
R/W
0h
VPDMA INT0 Client Status Read indicates raw status 0 = inactive 1
= active Writing 1 will set status Writing 0 has no effect