![background image](http://html1.mh-extra.com/html/texas-instruments/dm38x-davinci/dm38x-davinci_user-manual_1097067623.webp)
Registers
623
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
Table 1-275. VPDMA_int2_channel5_int_stat Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
26
INT_STAT_PIP_FRAME
W
0h
The last read DMA transaction has occurred for channel pip_frame
and the channel is free to be updated for the next transfer. This will
fire before the destination has received the data as it will have just
been stored in the internal buffer. The client pip_wrbk will now
accept a new descriptor from the List Manager. This event will cause
a one to be set in this register until cleared by software. Write a 1 to
this field to clear the value.
25
INT_STAT_POST_COMP
_WR
W
0h
The last write DMA transaction has completed for channel
post_comp_wr. All data from the channel has been sent and
received by the external memory. If a new channel has not been
setup for the client hdmi_wrbk_out then the client will be fully empty
at this point. This event will cause a one to be set in this register until
cleared by software. Write a 1 to this field to clear the value.
24
INT_STAT_VBI_SD_VEN
C
W
0h
The last read DMA transaction has occurred for channel
vbi_sd_venc and the channel is free to be updated for the next
transfer. This will fire before the destination has received the data as
it will have just been stored in the internal buffer. The client
vbi_sdvenc will now accept a new descriptor from the List Manager.
This event will cause a one to be set in this register until cleared by
software. Write a 1 to this field to clear the value.
23
Reserved
R
0h
22
INT_STAT_NF_LAST_CH
ROMA
W
0h
The last read DMA transaction has occurred for channel
nf_last_chroma and the channel is free to be updated for the next
transfer. This will fire before the destination has received the data as
it will have just been stored in the internal buffer. The client
nf_420_uv_in will now accept a new descriptor from the List
Manager. This event will cause a one to be set in this register until
cleared by software. Write a 1 to this field to clear the value.
21
INT_STAT_NF_LAST_LU
MA
W
0h
The last read DMA transaction has occurred for channel
nf_last_luma and the channel is free to be updated for the next
transfer. This will fire before the destination has received the data as
it will have just been stored in the internal buffer. The client
nf_420_y_in will now accept a new descriptor from the List Manager.
This event will cause a one to be set in this register until cleared by
software. Write a 1 to this field to clear the value.
20
INT_STAT_NF_WRITE_C
HROMA
W
0h
The last write DMA transaction has completed for channel
nf_write_chroma. All data from the channel has been sent and
received by the external memory. If a new channel has not been
setup for the client then the client will be fully empty at this point.
This event will cause a one to be set in this register until cleared by
software. Write a 1 to this field to clear the value.
19
INT_STAT_NF_WRITE_L
UMA
W
0h
The last write DMA transaction has completed for channel
nf_write_luma. All data from the channel has been sent and received
by the external memory. If a new channel has not been setup for the
client then the client will be fully empty at this point. This event will
cause a one to be set in this register until cleared by software. Write
a 1 to this field to clear the value.
18
INT_STAT_NF_READ
W
0h
The last read DMA transaction has occurred for channel nf_read and
the channel is free to be updated for the next transfer. This will fire
before the destination has received the data as it will have just been
stored in the internal buffer. The client nf_422_in will now accept a
new descriptor from the List Manager. This event will cause a one to
be set in this register until cleared by software. Write a 1 to this field
to clear the value.
17
INT_STAT_VIP2_PORTB
_RGB
W
0h
The last write DMA transaction has completed for channel
vip2_portb_rgb. All data from the channel has been sent and
received by the external memory. If a new channel has not been
setup for the client vip2_lo_y then the client will be fully empty at this
point. This event will cause a one to be set in this register until
cleared by software. Write a 1 to this field to clear the value.