Registers
854
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
1.3.12.36 SD_VENC_cubclp Register (offset = F8h) [reset = 180007FFh]
SD_VENC_cubclp is shown in
and described in
CVBS U Clip
Figure 1-531. SD_VENC_cubclp Register
31
30
29
28
27
26
25
24
Reserved
CULCLP
R-0h
R/W-1800h
23
22
21
20
19
18
17
16
CULCLP
R/W-1800h
15
14
13
12
11
10
9
8
Reserved
CUUCLP
R-0h
R/W-7FFh
7
6
5
4
3
2
1
0
CUUCLP
R/W-7FFh
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit;
-n
= value after reset
Table 1-447. SD_VENC_cubclp Register Field Descriptions
Bit
Field
Type
Reset
Description
31-29
Reserved
R
0h
28-16
CULCLP
R/W
1800h
CVBS U Lower Limit. s12.0
15-13
Reserved
R
0h
12-0
CUUCLP
R/W
7FFh
CVBS U Upper Limit. s12.0