![background image](http://html1.mh-extra.com/html/texas-instruments/dm38x-davinci/dm38x-davinci_user-manual_1097067598.webp)
Registers
598
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
1.3.8.56 VPDMA_int2_channel1_int_mask Register (offset = ECh) [reset = 0h]
VPDMA_int2_channel1_int_mask is shown in
and described in
Figure 1-356. VPDMA_int2_channel1_int_mask Register
31
30
29
28
27
26
25
24
INT_MASK_VIP1_MU
LT_PORTB_SRC9
INT_MASK_VIP1_MU
LT_PORTB_SRC8
INT_MASK_VIP1_MU
LT_PORTB_SRC7
INT_MASK_VIP1_MU
LT_PORTB_SRC6
INT_MASK_VIP1_MU
LT_PORTB_SRC5
INT_MASK_VIP1_MU
LT_PORTB_SRC4
INT_MASK_VIP1_MU
LT_PORTB_SRC3
INT_MASK_VIP1_MU
LT_PORTB_SRC2
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
23
22
21
20
19
18
17
16
INT_MASK_VIP1_MU
LT_PORTB_SRC1
INT_MASK_VIP1_MU
LT_PORTB_SRC0
INT_MASK_VIP1_MU
LT_PORTA_SRC15
INT_MASK_VIP1_MU
LT_PORTA_SRC14
INT_MASK_VIP1_MU
LT_PORTA_SRC13
INT_MASK_VIP1_MU
LT_PORTA_SRC12
INT_MASK_VIP1_MU
LT_PORTA_SRC11
INT_MASK_VIP1_MU
LT_PORTA_SRC10
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
15
14
13
12
11
10
9
8
INT_MASK_VIP1_MU
LT_PORTA_SRC9
INT_MASK_VIP1_MU
LT_PORTA_SRC8
INT_MASK_VIP1_MU
LT_PORTA_SRC7
INT_MASK_VIP1_MU
LT_PORTA_SRC6
INT_MASK_VIP1_MU
LT_PORTA_SRC5
INT_MASK_VIP1_MU
LT_PORTA_SRC4
INT_MASK_VIP1_MU
LT_PORTA_SRC3
INT_MASK_VIP1_MU
LT_PORTA_SRC2
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
7
6
5
4
3
2
1
0
INT_MASK_VIP1_MU
LT_PORTA_SRC1
INT_MASK_VIP1_MU
LT_PORTA_SRC0
INT_MASK_GRPX3_
CLUT
INT_MASK_GRPX2_
CLUT
INT_MASK_GRPX1_
CLUT
INT_MASK_GRPX3_
STENCIL
INT_MASK_GRPX2_
STENCIL
INT_MASK_GRPX1_
STENCIL
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
R/W-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit;
-n
= value after reset
Table 1-268. VPDMA_int2_channel1_int_mask Register Field Descriptions
Bit
Field
Type
Reset
Description
31
INT_MASK_VIP1_MULT_
PORTB_SRC9
R/W
0h
The interrupt for Video Input 1 Port B Channel 9 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
30
INT_MASK_VIP1_MULT_
PORTB_SRC8
R/W
0h
The interrupt for Video Input 1 Port B Channel 8 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
29
INT_MASK_VIP1_MULT_
PORTB_SRC7
R/W
0h
The interrupt for Video Input 1 Port B Channel 7 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
28
INT_MASK_VIP1_MULT_
PORTB_SRC6
R/W
0h
The interrupt for Video Input 1 Port B Channel 6 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
27
INT_MASK_VIP1_MULT_
PORTB_SRC5
R/W
0h
The interrupt for Video Input 1 Port B Channel 5 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
26
INT_MASK_VIP1_MULT_
PORTB_SRC4
R/W
0h
The interrupt for Video Input 1 Port B Channel 4 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
25
INT_MASK_VIP1_MULT_
PORTB_SRC3
R/W
0h
The interrupt for Video Input 1 Port B Channel 3 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
24
INT_MASK_VIP1_MULT_
PORTB_SRC2
R/W
0h
The interrupt for Video Input 1 Port B Channel 2 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
23
INT_MASK_VIP1_MULT_
PORTB_SRC1
R/W
0h
The interrupt for Video Input 1 Port B Channel 1 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
22
INT_MASK_VIP1_MULT_
PORTB_SRC0
R/W
0h
The interrupt for Video Input 1 Port B Channel 0 should generate an
interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event to
trigger the interrupt signal.
21
INT_MASK_VIP1_MULT_
PORTA_SRC15
R/W
0h
The interrupt for Video Input 1 Port A Channel 15 should generate
an interrupt on interrupt vpdma_int2. Write a 1 for the interrupt event
to trigger the interrupt signal.