![background image](http://html1.mh-extra.com/html/texas-instruments/dm38x-davinci/dm38x-davinci_user-manual_1097067319.webp)
Registers
319
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
1.3.1.3
CHR_US_reg2 Register (offset = Ch) [reset = 0h]
CHR_US_reg2 is shown in
and described in
.
Upsampling Coeffs
Figure 1-213. CHR_US_reg2 Register
31
30
29
28
27
26
25
24
INTERP_FID0_C0
R/W-0h
23
22
21
20
19
18
17
16
INTERP_FID0_C0
Reserved
R/W-0h
R-0h
15
14
13
12
11
10
9
8
INTERP_FID0_C1
R/W-0h
7
6
5
4
3
2
1
0
INTERP_FID0_C1
Reserved
R/W-0h
R-0h
LEGEND: R/W = Read/Write; R = Read only; W1toCl = Write 1 to clear bit;
-n
= value after reset
Table 1-119. CHR_US_reg2 Register Field Descriptions
Bit
Field
Type
Reset
Description
31-18
INTERP_FID0_C0
R/W
0h
C0 coefficient for Interpolated Pixel. Used when field_id = 0
17-16
Reserved
R
0h
Reserved
15-2
INTERP_FID0_C1
R/W
0h
C1 coefficient for Interpolated Pixel. Used when field_id = 0
1-0
Reserved
R
0h
Reserved