![background image](http://html1.mh-extra.com/html/texas-instruments/dm38x-davinci/dm38x-davinci_user-manual_1097067687.webp)
Registers
687
SPRUHI7A – December 2012 – Revised June 2016
Copyright © 2012–2016, Texas Instruments Incorporated
High-Definition Video Processing Subsystem (HDVPSS)
Table 1-296. VPDMA_int3_channel5_int_mask Register Field Descriptions (continued)
Bit
Field
Type
Reset
Description
20
INT_MASK_NF_WRITE_
CHROMA
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
19
INT_MASK_NF_WRITE_L
UMA
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
18
INT_MASK_NF_READ
R/W
0h
The interrupt for Noise Filter Input Data 422 Interleaved should
generate an interrupt on interrupt vpdma_int3. Write a 1 for the
interrupt event to trigger the interrupt signal.
17
INT_MASK_VIP2_PORTB
_RGB
R/W
0h
The interrupt for Video Input 2 Port B RGB Data should generate an
interrupt on interrupt vpdma_int3. Write a 1 for the interrupt event to
trigger the interrupt signal.
16
INT_MASK_VIP2_PORTA
_RGB
R/W
0h
The interrupt for Video Input 2 Port A RGB Data should generate an
interrupt on interrupt vpdma_int3. Write a 1 for the interrupt event to
trigger the interrupt signal.
15
INT_MASK_VIP2_PORTB
_CHROMA
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
14
INT_MASK_VIP2_PORTB
_LUMA
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
13
INT_MASK_VIP2_PORTA
_CHROMA
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
12
INT_MASK_VIP2_PORTA
_LUMA
R/W
0h
The interrupt for should generate an interrupt on interrupt
vpdma_int3. Write a 1 for the interrupt event to trigger the interrupt
signal.
11
INT_MASK_VIP2_MULT_
ANCB_SRC15
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 15
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
10
INT_MASK_VIP2_MULT_
ANCB_SRC14
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 14
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
9
INT_MASK_VIP2_MULT_
ANCB_SRC13
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 13
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
8
INT_MASK_VIP2_MULT_
ANCB_SRC12
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 12
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
7
INT_MASK_VIP2_MULT_
ANCB_SRC11
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 11
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
6
INT_MASK_VIP2_MULT_
ANCB_SRC10
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 10
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
5
INT_MASK_VIP2_MULT_
ANCB_SRC9
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 9
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
4
INT_MASK_VIP2_MULT_
ANCB_SRC8
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 8
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.
3
INT_MASK_VIP2_MULT_
ANCB_SRC7
R/W
0h
The interrupt for Video Input 2 Port B Ancillary Data Channel 7
should generate an interrupt on interrupt vpdma_int3. Write a 1 for
the interrupt event to trigger the interrupt signal.