
14-113
IM 05P07A01-01EN
Functions and
Applications of D Registers (for UT75A)
14
14.4 UT75A D Registers
For Output Ladder Calculation (D7101 to D7200)
D7101 to D7110
Register
No.
Description
Range and meaning of value
D7101
OUT_CTL
Control OUT output
-5.0 to 105.0% of control OUT output range
D7102
OUT2_CTL
Control OUT2 output
-5.0 to 105.0% of control OUT2 output range
D7103
RET_CTL
Control RET output
-5.0 to 105.0% of control ERT output range
D7104
OUT2R_CTL
Control OUT2R output (Relay)
-5.0 to 105.0% of control OUT2R output range
D7105
OUTR_CTL
Control OUTR output (Relay)
-5.0 to 105.0% of control OUTR output range
D7106
ALM3_CTL
Control ALM3 output (Relay)
-5.0 to 105.0% of control OUT2R output range
D7106
ALM2R_CTL
Control ALM2 output (Relay)
-5.0 to 105.0% of control OUTR output range
D7106 to D7110
Bit Configuration of D7111: DOAL (Control AL1-AL3 status: equipped as
standard)
Bit
Symbol
Event
0
AL1_CTL
Control AL1 status
(0: OFF 1: ON)
1
AL2_CTL
Control AL2 status
(0: OFF 1: ON)
2
A
L3_CTL
Control AL3 status
(0: OFF 1: ON)
3 to 15
Bit Configuration of D7113: DO20_E2 (Control DO21-DO25 status: E2-terminal
area)
Bit
Symbol
Event
0
DO21_CTL
Control DO21 status
(0: OFF 1: ON)
1
D
O22_CTL
Control DO22 status
(0: OFF 1: ON)
2
D
O23_CTL
Control DO23 status
(0: OFF 1: ON)
3
DO24_CTL
Control DO24 status
(0: OFF 1: ON)
4
DO25_CTL
Control DO25 status
(0: OFF 1: ON)
5 to 15
D7116 to D7160
Register
No.
Description
Range and meaning of value
D7116 to D7150
D7151
Y_OUT
OUT control output
-5.0 to 105.0%
D7152
Y_OUT2
OUT2 control output
-5.0 to 105.0%
D7153
Y_RET
RET control output
-5.0 to 105.0%
D7154
Y_OUT2R
OUT2R control output
-5.0 to 105.0%
D7155
Y_OUTR
OUTR control output
-5.0 to 105.0%
D7156
Y_ALM3
OUTR control output
-5.0 to 105.0%
D7157
Y_ALM2R
OUT2R control output
-5.0 to 105.0%
D7158 to D7160
Bit Configuration of D7161:
Y000
(AL1-AL3 status: equipped as standard)
Bit
Symbol
Event
0
Y_AL1
AL1 status
(0: OFF 1: ON)
1
Y_AL2
AL2 status
(0: OFF 1: ON)
2
Y_AL3
AL3 status
(0: OFF 1: ON)
3 to 15
Summary of Contents for UTAdvanced Series
Page 17: ...Blank Page...
Page 77: ...Blank Page...
Page 285: ...Blank Page...
Page 325: ...Blank Page...
Page 467: ...Blank Page...
Page 557: ...Blank Page...
Page 825: ...Blank Page...
Page 861: ...Blank Page...
Page 863: ...Blank Page...
Page 865: ...Blank Page...