![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681328.webp)
1289
CS-series Instruction Execution Times and Number of Steps
Section 4-1
Note
1.
When a double-length operand is used, add 1 to the value shown in the
length column in the following table.
2.
Supported only by CPU Units Ver. 2.0 or later.
Time Compari-
son Instruc-
tions
(See note 2.)
LD, AND,
OR +DT
341
4
25.1
36.4
---
---
ON and OFF
execution
times are the
same as given
at the left.
LD, AND,
OR +<>DT
342
4
25.2
36.4
---
---
LD, AND,
OR +<DT
343
4
25.2
36.4
---
---
LD, AND,
OR +<=DT
344
4
25.2
36.4
---
---
LD, AND,
OR +>DT
345
4
25.1
36.4
---
---
LD, AND,
OR +>=DT
346
4
25.2
36.4
---
---
COMPARE
CMP
020
3
0.04
0.04
0.17
0.29
---
!CMP
020
7
+42.1
+42.1
+42.4
+42.4
Increase for
CS Series
+90.4
+90.4
+90.5
+90.5
Increase for
C200H
DOUBLE
COMPARE
CMPL
060
3
0.08
0.08
0.25
0.46
---
SIGNED
BINARY COM-
PARE
CPS
114
3
0.08
0.08
6.50
6.50
---
!CPS
114
7
+35.9
+35.9
+42.4
+42.4
Increase for
CS Series
+84.1
+84.1
+90.5
+90.5
Increase for
C200H
DOUBLE
SIGNED
BINARY COM-
PARE
CPSL
115
3
0.08
0.08
6.50
6.50
---
TABLE COM-
PARE
TCMP
085
4
14.0
15.2
21.9
21.9
---
MULTIPLE
COMPARE
MCMP
019
4
20.5
22.8
31.2
31.2
---
UNSIGNED
BLOCK COM-
PARE
BCMP
068
4
21.5
23.7
32.6
32.6
---
AREA RANGE
COMPARE
ZCP
088
3
5.3
5.4
---
---
---
DOUBLE
AREA RANGE
COMPARE
ZCPL
116
3
5.5
6.7
---
---
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H
CPU-4
@
H
CPU-6
@
CPU-4
@
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...