![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268074.webp)
35
Instruction Functions
Section 2-2
TENTH-MS
TIMER (CJ1-H-R
only)
TIMU
541
(BCD)
TIMU(541)/TIMUX(556) operates an decrementing timer with units of
0.1-s. The setting range for the set value (SV) is 0 to 0.999 s for BCD
and 0 to 6,553.5 s for binary (decimal or hexadecimal).
Note:
The timer’s present value cannot be accessed for a TENTH-MS
TIMER instruction.
Output
Required
257
TIMUX
556
(BCD)
HUNDREDTH-MS
TIMER (CJ1-H-R
only)
TMUH
554
(BCD)
TMUH(554)/TMUHX(557) operates an decrementing timer with units of
0.01-s. The setting range for the set value (SV) is 0 to 0.0999 s for BCD
and 0 to 0.65535 s for binary (decimal or hexadecimal).
Note:
The timer’s present value cannot be accessed for a HUN-
DREDTH-MS TIMER instruction.
Output
Required
260
TMUHX
557
(BCD)
Instruction
Mnemonic
Code
Symbol/Operand
Function
Location
Execution
condition
Page
N
:
Timer number
S
:
Set value
TIMU(541)
N
S
ON
OFF
0
ON
OFF
Timer Input Turns OFF before Completion Flag Turns ON
SV
ON
OFF
0
ON
OFF
Timer input
Timer PV
Completion
Flag
Timer input
Timer PV
Completion
Flag
SV
N
:
Timer number
S
:
Set value
TIMUX(556)
N
S
N
:
Timer number
S
:
Set value
TMUH(554)
N
S
ON
OFF
0
ON
OFF
Timer Input Turns OFF before Completion Flag Turns ON
ON
OFF
0
ON
OFF
SV
Timer input
Timer PV
Completion
Flag
SV
Timer input
Timer PV
Completion
Flag
N
:
Timer number
S
:
Set value
TMUHX(557)
N
S
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...