![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681362.webp)
1323
CJ-series Instruction Execution Times and Number of Steps
Section 4-2
4-2-8
Increment/Decrement Instructions
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
4-2-9
Symbol Math Instructions
Instruction
Mne-
monic
Code
Length
(steps)
(See
note.)
ON execution time (
µ
s)
Conditions
CPU6
@
H-R
CPU6
@
H
CPU4
@
H
CPU4
@
CJ1M
exclud-
ing
CPU11/
21
CJ1M
CPU11
/21
INCREMENT
BINARY
++
590
2
0.18
0.22
0.32
0.37
0.45
0.45
---
DOUBLE
INCREMENT
BINARY
++L
591
2
0.18
0.40
0.56
0.67
0.80
0.80
---
DECREMENT
BINARY
– –
592
2
0.18
0.22
0.32
0.37
0.45
0.45
---
DOUBLE
DECREMENT
BINARY
– –L
593
2
0.18
0.40
0.56
0.67
0.80
0.80
---
INCREMENT
BCD
++B
594
2
5.7
6.4
4.5
7.4
12.3
14.7
---
DOUBLE
INCREMENT
BCD
++BL
595
2
5.6
5.6
4.9
6.1
9.24
10.8
---
DECREMENT
BCD
– –B
596
2
5.7
6.3
4.6
7.2
11.9
14.9
---
DOUBLE
DECREMENT
BCD
– –BL
597
2
5.3
5.3
4.7
7.1
9.0
10.7
---
Instruction
Mne-
monic
Code
Length
(steps)
(See
note.)
ON execution time (
µ
s)
Conditions
CPU6
@
H-R
CPU6
@
H
CPU4
@
H
CPU4
@
CJ1M
exclud-
ing
CPU11
/21
CJ1M
CPU11
/21
SIGNED
BINARY ADD
WITHOUT
CARRY
+
400
4
0.18
0.18
0.20
0.37
0.30
0.30
---
DOUBLE
SIGNED
BINARY ADD
WITHOUT
CARRY
+L
401
4
0.18
0.32
0.34
0.54
0.60
0.60
---
SIGNED
BINARY ADD
WITH CARRY
+C
402
4
0.18
0.18
0.20
0.37
0.40
0.40
---
DOUBLE
SIGNED
BINARY ADD
WITH CARRY
+CL
403
4
0.18
0.32
0.34
0.54
0.60
0.60
---
BCD ADD
WITHOUT
CARRY
+B
404
4
7.6
8.2
8.4
14.0
18.9
21.5
---
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...