![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268428.webp)
389
Data Shift Instructions
Section 3-9
Flags
Precautions
When RRNC(575) is executed, the Error Flag will turn OFF.
If as a result of the shift the contents of Wd is zero, the Equals Flag will turn
ON.
If as a result of the shift the contents of the leftmost bit of Wd is 1, the Nega-
tive Flag will turn ON.
Examples
When CIO 000000 is ON, word CIO 0100 will shift one bit to the right (exclud-
ing the Carry Flag (CY)). The contents of CIO 010000 will be shifted to
CIO 010015.
3-9-16 DOUBLE ROTATE RIGHT WITHOUT CARRY: RRNL(577)
Purpose
Shifts all Wd and Wd +1 bits one bit to the right not including the Carry Flag
(CY). The contents of the rightmost bit of Wd +1 is shifted to the leftmost bit of
Wd, and to the Carry Flag (CY).
Ladder Symbol
Variations
Wd
Name
Label
Operation
Error Flag
ER
OFF
Equals Flag
=
ON when the shift result is 0.
OFF in all other cases.
Carry Flag
CY
ON when 1 is shifted into the Carry Flag (CY).
OFF in all other cases.
Negative Flag
N
ON when the leftmost bit is 1 as a result of the shift.
OFF in all other cases.
CY
Wd
Instruction executed once
Wd: CIO 0100
RRNL(577)
Wd
Wd
: Word
Variations
Executed Each Cycle for ON Condition
RRNL(577)
Executed Once for Upward Differentiation
@RRNL(577)
Executed Once for Downward Differentiation
Not supported
Immediate Refreshing Specification
Not supported
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...