![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681336.webp)
1297
CS-series Instruction Execution Times and Number of Steps
Section 4-1
Note
1.
When a double-length operand is used, add 1 to the value shown in the
length column in the following table.
2.
Supported only by CPU Units Ver. 2.0 or later.
4-1-11 Logic Instructions
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
ASCII TO
FOUR-
DIGIT NUM-
BER
NUM4
604
3
18.46
27.27
---
---
ASCII TO
EIGHT-
DIGIT NUM-
BER
NUM8
605
3
18.46
27.27
---
---
ASCII TO
SIXTEEN-
DIGIT NUM-
BER
NUM16
606
3
52.31
78.25
---
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H
CPU-4
@
H
CPU-6
@
CPU-4
@
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H CPU-4
@
H
CPU-6
@
CPU-4
@
LOGICAL
AND
ANDW
034
4
0.18
0.20
0.25
0.37
---
DOUBLE
LOGICAL
AND
ANDL
610
4
0.32
0.34
0.42
0.54
---
LOGICAL OR
ORW
035
4
0.22
0.32
0.25
0.37
---
DOUBLE
LOGICAL OR
ORWL
611
4
0.32
0.34
0.42
0.54
---
EXCLUSIVE
OR
XORW
036
4
0.22
0.32
0.25
0.37
---
DOUBLE
EXCLUSIVE
OR
XORL
612
4
0.32
0.34
0.42
0.54
---
EXCLUSIVE
NOR
XNRW
037
4
0.22
0.32
0.25
0.37
---
DOUBLE
EXCLUSIVE
NOR
XNRL
613
4
0.32
0.34
0.42
0.54
---
COMPLE-
MENT
COM
029
2
0.22
0.32
0.29
0.37
---
DOUBLE
COMPLE-
MENT
COML
614
2
0.40
0.56
0.50
0.67
---
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...