![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268405.webp)
366
Data Shift Instructions
Section 3-9
Controlling Data
Resetting Data
All bits from St to E and the Carry Flag are set to 0 and no other data can be
received when the reset input bit (bit 15 of C) is ON.
Shifting Data Left (from Rightmost to Leftmost Bit)
When the shift input bit (bit 14 of C) is ON, the contents of the input bit (bit 13
of C) is shifted to bit 00 of the starting word, and each bit thereafter is shifted
one bit to the left. The status of bit 15 of the end word is shifted to the Carry
Flag.
Shifting Data Right (from Leftmost to Rightmost Bit
When the shift input bit (bit 14 of C) is ON, the contents of the input bit (bit 13
of C) (I/O) is shifted to bit 15 on the end word, and each bit thereafter is
shifted one bit to the right. The status of bit 00 of the starting word is shifted to
the Carry Flag.
3-9-3
ASYNCHRONOUS SHIFT REGISTER: ASFT(017)
Purpose
Shifts all non-zero word data within the specified word range either towards St
or toward E, replacing 0000Hex word data.
Ladder Symbol
Variations
Applicable Program Areas
Data
input
Data
input
ASFT(017)
C
E
C
:
Control word
St
:
Starting word
E
:
End word
St
Variations
Executed Each Cycle for ON Condition
ASFT(017)
Executed Once for Upward Differentiation
@ASFT(017)
Executed Once for Downward Differentiation
Not supported
Immediate Refreshing Specification
Not supported
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...