![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268977.webp)
938
Basic I/O Unit Instructions
Section 3-23
• Transferring Data with Execution of DLNK(226)
3-23-4 7-SEGMENT DECODER: SDEC(078)
Purpose
Converts the hexadecimal contents of the designated digit(s) into 8-bit, 7-seg-
ment display code and places it into the upper or lower 8-bits of the specified
destination words.
Ladder Symbol
Variations
Applicable Program Areas
Operands: Digit Designator
Cycle time
Refreshing data link
data within PLC
Data transfer processing
Data link
One communications
cycle time
SDEC(078)
S
Di
D
S
: Source word
Di
: Digit designator
D
: First destination word
Variations
Executed Each Cycle for ON Condition
SDEC(078)
Executed Once for Upward Differentiation
@SDEC(078)
Executed Once for Downward Differentiation
Not supported.
Immediate Refreshing Specification
Not supported.
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
0 1/0 m n
15 12 11 8 7 4 3 0
Di
First digit of S to convert (0 to 3)
0: Digit 0 (bits 0 to 3 of S)
1: Digit 1 (bits 4 to 7 of S)
2: Digit 2 (bits 8 to 11 of S)
3: Digit 3 (bits 12 to 15 of S)
Number of digits to convert
0 to 3: 1 to 4 digits
First half of D to receive converted data
0: Rightmost 8 bits (1st half)
1: Leftmost 8 bits (2nd half)
Not used; set to 0.
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...