![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268769.webp)
730
Table Data Processing Instructions
Section 3-17
Description
MAX(182) searches the range of memory from R1 to R1+C–1 for the maxi-
mum value in the range and outputs that maximum value to D.
When bit 14 of C+1 has been set to 1, MAX(182) writes the PLC memory
address of the word containing the maximum value to IR00. (If two or more
words within the range contain the maximum value, the address of the first
word containing the maximum value is written to IR00.)
When bit 15 of C+1 has been set to 1, MAX(182) treats the data within the
range as signed binary data.
Note
MAX(182) can be processed in the background. Refer to the
SYSMAC CS/
CJ/NSJ Series PLC Programming Manual
(W394) for details.
Related Memory Area
Words
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
Specified values only
---
Data Registers
---
DR0 to DR15
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
C
R1
D
R1+(W–1)
C
W
Max.
C words
PC memory
address
value
Name
Address
Operation
IR00 Output for
Background Execution
A595 and
A596
When an index register is specified as the out-
put for an instruction processed in the back-
ground, A595 and A596 receive the output
instead of IR00.
(A595 contains the rightmost digits, and A596
contains the leftmost digits.)
ER/AER Flag for
Background Execution
A39510
This flag is turned ON if an error or illegal
access occurs during background execution.
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...