![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268986.webp)
947
Basic I/O Unit Instructions
Section 3-23
Note
TKY(211) does not require a system word, unlike other I/O instructions such
as HKY(212).
Operand Specifications
Description
TKY(211) reads numeric data from input word I, which is allocated to a ten-
key keypad connected to an Input Unit, and stores up to 8 digits of BCD data
in register words D
1
and D
1
+1. In addition, each time that a key is pressed,
the corresponding bit in D
2
(0 to 9) will be turned ON and remains ON until
another key is pressed. Bit 10 of D
2
will be ON while any key is being pressed
and OFF when no key is being pressed.
The two-word register in D
1
and D
1
+1 operates as an 8-digit shift register.
When a key is pressed on the ten-key keypad, the corresponding BCD digit is
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
−
−
−
−
−
D
2
0
1
2
3
4
5
9
8
7
6
ON when any
key is pressed.
ON when the corre-
sponding key is press-
ed. (Remains on until
another key is pressed.)
ON when the corre-
sponding key is press-
ed. (Remains on until
another key is pressed.)
Area
I
D
1
D
2
CIO Area
CIO 0000 to CIO
6143
CIO 0000 to CIO
6142
CIO 0000 to CIO
6143
Work Area
W000 to W511
W000 to W510
W000 to W511
Holding Bit Area
H000 to H511
H000 to H510
H000 to H511
Auxiliary Bit Area
A000 to A959
A448 to A958
A448 to A959
Timer Area
T0000 to T4095
T0000 to T4094
T0000 to T4095
Counter Area
C0000 to C4095
C0000 to C4094
C0000 to C4095
DM Area
D00000 to
D32767
D00000 to
D32766
D00000 to
D32767
EM Area without bank
E00000 to
E32767
E00000 to
E32766
E00000 to
E32767
EM Area with bank
En_00000 to
En_32767
(n = 0 to C)
En_00000 to
En_32766
(n = 0 to C)
En_00000 to
En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
Data Registers
DR0 to DR15
---
DR0 to DR15
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...