![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268110.webp)
71
Instruction Functions
Section 2-2
2-2-14 Double-precision Floating-point Instructions
The Double-precision Floating-point Instructions are supported only by the
CS1-H, CJ1-H, CJ1M, or CS1D CPU Units.
Instruction
Mnemonic
Code
Symbol/Operand
Function
Location
Execution
condition
Page
DOUBLE FLOAT-
ING TO 16-BIT
BINARY
FIXD
@FIXD
841
Converts the specified double-precision floating-point data (64 bits) to 16-
bit signed binary data and outputs the result to the destination word.
Output
Required
658
DOUBLE FLOAT-
ING TO 32-BIT
BINARY
FIXLD
@FIXLD
842
Converts the specified double-precision floating-point data (64 bits) to 32-
bit signed binary data and outputs the result to the destination words.
Output
Required
659
16-BIT BINARY
TO DOUBLE
FLOATING
DBL
@DBL
843
Converts the specified 16-bit signed binary data to double-precision float-
ing-point data (64 bits) and outputs the result to the destination words.
Output
Required
661
32-BIT BINARY
TO DOUBLE
FLOATING
DBLL
@DBLL
844
Converts the specified 32-bit signed binary data to double-precision float-
ing-point data (64 bits) and outputs the result to the destination words.
Output
Required
662
DOUBLE FLOAT-
ING-POINT ADD
+D
@+D
845
Adds the specified double-precision floating-point values (64 bits each)
and outputs the result to the result words.
Output
Required
664
FIXD(841)
S
D
S:
1st source
word
D
: Destination
word
FIXLD(842)
S
D
S:
1st source
word
D
: 1st destination
word
DBL(843)
S
D
S:
Source word
D
: 1st destination
word
DBLL(844)
S
D
S:
1st source
word
D
: 1st destination
word
+D(845)
Au
Ad
R
Au:
1st augend
word
Ad
: 1st addend
word
R
: 1st result word
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...