![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268407.webp)
368
Data Shift Instructions
Section 3-9
Note
ASFT(017) can be processed in the background. Refer to the
SYSMAC CS/
CJ/NSJ Series PLC Programming Manual
(W394) for details.
Flags
Precautions
When the Clear Flag (bit 15 of C) goes ON, all bits in the shift register, from St
to E, will be reset (i.e., set to 0). The Clear Flag has priority over the Shift
Enable Bit (bit 14 of C).
When St is greater than E an error will be generated and the Error Flag will
turn ON.
Examples
Shifting Data:
If the Shift Enable Bit, CIO 030014, goes ON
when CIO 000000 is ON, all
words with non-zero data content from CIO 0100 through CIO 0109 will be
shifted in the direction designated by the Shift Direction Bit, CIO 030013 (e.g.,
1: Toward St) if the word to the left of the non-zero data is all zeros.
. . .
E
E
. . .
Shift direction
Shift enabled
Clear
Convert
Convert
Non-zero data
Zero data
St
St
Name
Label
Operation
Error Flag
ER
ON when St is greater than E.
ON if the Communications Port Enabled Flag for the com-
munications port number specified as the
Com Port num-
ber
for
Background Execution
is OFF when background
processing is specified.
OFF in all other cases.
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...