![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268750.webp)
711
Table Data Processing Instructions
Section 3-17
Operands
TB through TB+3: Stack control words
The first four words of the stack contain the PLC memory address of the last
word in the stack and the stack pointer (the PLC memory address of the next
word to be overwritten by PUSH(632)).
TB+4 through TB+(N–1): Data storage region
The remainder of the stack is used to store data.
Operand Specifications
15
0
TB
15
0
TB+1
15
0
TB+2
15
0
TB+3
PC memory address of the last
word in the stack (rightmost 4 digits)
PC memory address of the last
word in the stack (leftmost 4 digits)
Stack pointer (rightmost 4 digits)
Stack pointer (leftmost 4 digits)
15
0
---
TB+4
TB+(N–1)
Data storage region
Area
TB
D
CIO Area
CIO 0000 to CIO 6143
Work Area
W000 to W511
Holding Bit Area
H000 to H511
Auxiliary Bit Area
A448 to A959
Timer Area
T0000 to T4095
Counter Area
C0000 to C4095
DM Area
D00000 to D32767
EM Area without bank
E00000 to E32767
EM Area with bank
En_00000 to En_32767
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...