![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268514.webp)
475
Symbol Math Instructions
Section 3-11
Description
/L(431) divides the signed binary values in Dd and Dd+1 by those in Dr and
Dr+1 and outputs the result to R, R+1, R+2, and R+3. The quotient is output
to R and R+1 and the remainder is output to R+2 and R+3.
Flags
Precautions
When the remainder of the result, R+3, R+2 is 0,the Error Flag will turn ON.
If as a result of the division, the content of R+1, R is 00000000 hex, the
Equals Flag will turn ON.
If as a result of the division, the content of the leftmost bit of R+1, R is 1, the
Negative Flag will turn ON.
Examples
When CIO 000000 is ON in the following example, D00101 and D00100 are
divided by D00111 and D00110 as 8-digit signed hexadecimal values and the
EM Area with bank
En_00000 to En_32766
(n = 0 to C)
En_00000 to
En_32764
(n = 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
#00000000 to
#FFFFFFFF
(binary)
#00000001 to
#FFFFFFFF
(binary)
---
Data Registers
---
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
Dd
Dr
R
R + 1
R
R + 3
R + 2
÷
Dd + 1
Dd
Dr + 1
Dr
Remainder
(Signed binary)
(Signed binary)
(Signed binary)
Quotient
Name
Label
Operation
Error Flag
ER
ON when the result is 0.
OFF in all other cases.
Equals Flag
=
ON when as a result of the division, R+1, R is 0.
OFF in all other cases.
Negative Flag
N
ON when the leftmost bit of the R+1, R is 1.
OFF in all other cases.
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...