![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268942.webp)
903
High-speed Counter/Pulse Output Instructions
Section 3-21
acceleration/deceleration time and perform triangular control (acceleration
and deceleration only.) An error will not occur.
Flags
Example
When CIO 000000 turns ON in the following programming example,
ACC(888) starts pulse output from pulse output 0 in continuous mode in the
clockwise direction using the CW/CCW method. Pulse output is accelerated
at a rate of 20 Hz every 4 ms until the target frequency of 500 Hz is reached.
When CIO 000001 turns ON, ACC(888) changes to an acceleration rate of
10 Hz every 4 ms until the target frequency of 1,000 Hz is reached.
Pulse frequency
Target
frequency
Specified number
of pulses
(Specified with
PLS2(887).)
Execution of
PLS2(887)
Time
Name
Label
Operation
Error Flag
ER
ON if the specified range for P, M, or S is exceeded.
ON if pulses are being output using ORG(889) for the
specified port.
ON if ACC(888) is executed to switch between indepen-
dent and continuous mode for a port that is outputting
pulses for SPED(885), ACC(888), or PLS2(887).
ON if ACC(888) is executed in an interrupt task when an
instruction controlling pulse output is being executed in a
cyclic task.
ON if ACC(888) is executed for an absolute pulse output
in independent mode but the origin has not been estab-
lished.
0014
01F4
0000
D00100
D00101
D00102
000A
03E8
0000
D00105
D00106
D00107
@ACC
#0000
#0000
D00100
000000
@ACC
#0000
#0000
D00105
000001
500 Hz
10Hz/4ms
20 Hz/4 ms
1000 Hz
Target frequency: 500 Hz
Acceleration/deceleration rate: 20 Hz
Target frequency: 1,000 Hz
Acceleration/deceleration rate: 10 Hz
Time
Target frequency
Pulse frequency
ACC(888) executed. ACC(888) executed.
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...