![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681343.webp)
1304
CS-series Instruction Execution Times and Number of Steps
Section 4-1
4-1-20 Basic I/O Unit Instructions
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H CPU-4
@
H
CPU-6
@
CPU-4
@
I/O REFRESH IORF
097
3
58.5
63.2
81.7
81.7
1-word refresh (IN)
for C200H Basic I/
O Units
62.6
67.0
86.7
86.7
1-word refresh
(OUT) for C200H
Basic I/O Units
15.5
16.4
23.5
23.5
1-word refresh (IN)
for CS-series Basic
I/O Units
17.20
18.40
25.6
25.6
1-word refresh
(OUT) for CS-
series Basic I/O
Units
303.3
343.9
357.1
357.1
10-word refresh
(IN) for C200H
Basic I/O Units
348.2
376.6
407.5
407.5
10-word refresh
(OUT) for C200H
Basic I/O Units
319.9
320.7
377.5
377.6
60-word refresh
(IN) for CS-series
Basic I/O Units
358.00
354.40
460.1
460.1
60-word refresh
(OUT) for CS-
series Basic I/O
Units
CPU BUS I/O
REFRESH
DLNK
226
4
287.8
315.5
---
---
Allocated 1 word
7-SEGMENT
DECODER
SDEC
078
4
6.5
6.9
14.1
14.1
---
DIGITAL
SWITCH
INPUT
(See note 2.)
DSW
210
6
50.7
73.5
---
---
4 digits, data input
value: 0
51.5
73.4
---
---
4 digits, data input
value: F
51.3
73.5
---
---
8 digits, data input
value: 0
50.7
73.4
---
---
8 digits, data input
value: F
TEN KEY
INPUT
(See note 2.)
TKY
211
4
9.7
13.2
---
---
Data input value: 0
10.7
14.8
---
---
Data input value: F
HEXADECI-
MAL KEY
INPUT
(See note 2.)
HKY
212
5
50.3
70.9
---
---
Data input value: 0
50.1
71.2
---
---
Data input value: F
MATRIX
INPUT
(See note 2.)
MTR
213
5
47.8
68.1
---
---
Data input value: 0
48.0
68.0
---
---
Data input value: F
7-SEGMENT
DISPLAY
OUTPUT
(See note 2.)
7SEG
214
5
58.1
83.3
---
---
4 digits
63.3
90.3
---
---
8 digits
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...