![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681338.webp)
1299
CS-series Instruction Execution Times and Number of Steps
Section 4-1
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
4-1-14 Double-precision Floating-point Instructions
SQUARE
ROOT
SQRT
466
3
19.0
19.3
28.1
28.1
---
EXPONENT
EXP
467
3
65.9
66.2
96.7
96.7
---
LOGARITHM
LOG
468
3
12.8
13.1
17.4
17.4
---
EXPONEN-
TIAL POWER
PWR
840
4
125.4
126.0
181.7
181.7
---
Floating Sym-
bol Compari-
son
LD, AND,
OR +=F
329
3
6.6
8.3
---
---
---
LD, AND,
OR +<>F
330
LD, AND,
OR +<F
331
LD, AND,
OR +<=F
332
LD, AND,
OR +>F
333
LD, AND,
OR +>=F
334
FLOATING-
POINT TO
ASCII
FSTR
448
4
48.5
48.9
---
---
---
ASCII TO
FLOATING-
POINT
FVAL
449
3
21.1
21.3
---
---
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H CPU-4
@
H
CPU-6
@
CPU-4
@
DOUBLE
SYMBOL
COMPARI-
SON
LD, AND,
OR +=D
335
3
8.5
10.3
---
---
---
LD, AND,
OR +<>D
336
LD, AND,
OR +<D
337
LD, AND,
OR +<=D
338
LD, AND,
OR +>D
339
LD, AND,
OR +>=D
340
DOUBLE
FLOATING TO
16-BIT
BINARY
FIXD
841
3
11.7
12.1
---
---
---
DOUBLE
FLOATING TO
32-BIT
BINARY
FIXLD
842
3
11.6
12.1
---
---
---
Instruction
Mnemonic
Code
Length
(steps)
(See note.)
ON execution time (
µ
s)
Conditions
CPU-6
@
H CPU-4
@
H
CPU-6
@
CPU-4
@
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...