![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268222.webp)
183
Sequence Input Instructions
Section 3-3
Ladder Symbols
Variations
Applicable Program Areas
Operands
N: Bit number
The bit number must be between 0000 and 000F hexadecimal or between
&0000 and &0015 decimal. Only the rightmost bit (0 to F hexadecimal) of the
contents of the word is valid when a word address is specified.
Operand Specifications
TST(350)
S
N
TSTN(351)
S
N
S
: Source word
N
: Bit number
S
: Source word
N
: Bit number
Variations
Executed Each Cycle
TST(350)
Immediate Refreshing Specification
Not supported
Variations
Executed Each Cycle
TSTN(351)
Immediate Refreshing Specification
Not supported
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
Area
S
N
CIO Area
CIO 0000 to CIO 6143
Work Area
W000 to W511
Holding Bit Area
H000 to H511
Auxiliary Bit Area
A000 to A959
Timer Area
T0000 to T4095
Counter Area
C0000 to C4095
DM Area
D00000 to D32767
EM Area without bank
E00000 to E32767
EM Area with bank
En_00000 to En_32767
(n = 0 to C)
Indirect DM/EM addresses
in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM addresses
in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
---
#0000 to #000F (binary) or
&0 to &15
Data Registers
DR0 to DR15
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...