![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268043.webp)
4
General Instruction Characteristics
Section 1-1
• An upwardly differentiated instruction is executed only once after its exe-
cution condition goes from OFF to ON.
• A downwardly differentiated instruction is executed only once after its exe-
cution condition goes from ON to OFF.
Note
The downwardly differentiated option (%) is available only for the LD, AND,
OR, and RSET instructions. To create downwardly differentiated variations of
other instructions, control the execution of the instruction with work bits con-
trolled with DIFD(014) or DOWN(522).
1-1-3
Instruction Variations
The variation prefixes (@, %, and !) can be added to an instruction to create a
differentiated instruction or provide immediate refreshing.
Variation
Instruction type
Operation
Format
Example
Non-
differentiated
Output instructions
(instructions requiring
an execution condi-
tion)
The instruction is exe-
cuted every cycle while
the execution condition is
true (ON).
Input instructions
(instructions used as
execution conditions)
The bit processing (such
as read, comparison, or
test) is performed every
cycle. The execution con-
dition is true while the
result is ON.
Upwardly
differentiated
(with @ prefix)
Output instructions
The instruction is exe-
cuted just once when the
execution condition goes
from OFF to ON.
Input instructions
(instructions used as
execution conditions)
The bit processing (such
as read, comparison, or
test) is performed every
cycle. The execution con-
dition is true for one cycle
when the result goes
from OFF to ON.
Downwardly
differentiated
(with % prefix)
Output instructions
The instruction is exe-
cuted just once when the
execution condition goes
from ON to OFF.
Input instructions
(instructions used as
execution conditions)
The bit processing (such
as read, comparison, or
test) is performed every
cycle. The execution con-
dition is true for one cycle
when the result goes
from ON to OFF.
Output instruction
executed each cycle
MOV
Input instruction
executed each cycle
Instruction executed
once for upward
differentiation
@MOV
MOV(021) executed once
for each OFF to ON transi-
tion in CIO 000102.
Upwardly differentiated
input instruction
ON execution condition created
for one cycle only for each OFF
to ON transition in CIO 000103.
%Instruction
executed once for
downward
differentiation
0001
02 %SET
SET executed once for
each ON to OFF transition
in CIO 000102.
Downwardly differentiated
input instruction
0001
03
ON execution condition created
for one cycle only for each ON to
OFF transition in CIO 000103.
Variation
Prefix
Operation
Differentiation
Upwardly dif-
ferentiated
@
Creates an upwardly differentiated instruc-
tion.
Downwardly
differentiated
%
Creates a downwardly differentiated instruc-
tion.
Immediate refreshing
!
The instruction’s operand data in the I/O
Area will be refreshed when the instruction
is executed.
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...