![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268700.webp)
661
Double-precision Floating-point Instructions (CS1-H, CJ1-H, CJ1M, or CS1D Only)
Section 3-16
Precautions
The content of words S to S+3 must be floating-point data and the integer por-
tion must be in the range of –2,147,483,648 to 2,147,483,647.
3-16-3 16-BIT TO DOUBLE FLOATING: DBL(843)
Purpose
Converts a 16-bit signed binary value to double-precision (64-bit) floating-
point data and places the result in the specified destination words.
This instruction is supported by CS1-H, CJ1-H, CJ1M, and CS1D CPU Units
only.
Ladder Symbol
Variations
Applicable Program Areas
Operand Specifications
DBL(843)
S
D
S
: Source word
D
: First destination word
Variations
Executed Each Cycle for ON Condition
DBL(843)
Executed Once for Upward Differentiation
@DBL(843)
Executed Once for Downward Differentiation
Not supported.
Immediate Refreshing Specification
Not supported.
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
Area
S
D
CIO Area
CIO 0000 to CIO 6143
CIO 0000 to CIO 6140
Work Area
W000 to W511
W000 to W508
Holding Bit Area
H000 to H511
H000 to H508
Auxiliary Bit Area
A000 to A959
A448 to A956
Timer Area
T0000 to T4095
T0000 to T4092
Counter Area
C0000 to C4095
C0000 to C4092
DM Area
D00000 to D32767
D00000 to D32764
EM Area without bank
E00000 to E32767
E00000 to E32764
EM Area with bank
En_00000 to En_32767
(n= 0 to C)
En_00000 to En_32764
(n= 0 to C)
Indirect DM/EM
addresses in binary
@ D00000 to @ D32767
@ E00000 to @ E32767
@ En_00000 to @ En_32767
(n = 0 to C)
Indirect DM/EM
addresses in BCD
*D00000 to *D32767
*E00000 to *E32767
*En_00000 to *En_32767
(n = 0 to C)
Constants
#0000 to #FFFF
(binary)
---
Data Registers
DR0 to DR15
---
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...