![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268426.webp)
387
Data Shift Instructions
Section 3-9
Description
RLNL(576) shifts all bits of Wd and Wd +1 to the left (from rightmost bit to left-
most bit). The contents of the leftmost bit of Wd +1 is shifted to the rightmost
bit of Wd, and to the Carry Flag (CY).
Flags
Precautions
When RLNL(576) is executed, the Error Flag will turn OFF.
If as a result of the shift the contents of Wd and Wd +1 are zero, the Equals
Flag will turn ON.
If as a result of the shift the contents of the leftmost bit of Wd + 1 is 1, the Neg-
ative Flag will turn ON.
Examples
When CIO 000000 is ON, word CIO 0100 and CIO 0101 will shift one bit to
the left (excluding the Carry Flag (CY)). The contents of CIO 010115 will be
shifted to CIO 010000.
Index Registers
---
Indirect addressing
using Index Registers
,IR0 to ,IR15
–2048 to +2047 ,IR0 to –2048 to +2047 ,IR15
DR0 to DR15, IR0 to IR15
,IR0+(++) to ,IR15+(++)
,–(– –)IR0 to, –(– –)IR15
Area
Wd
Wd+1
Wd
Name
Label
Operation
Error Flag
ER
OFF
Equals Flag
=
ON when the shift result is 0.
OFF in all other cases.
Carry Flag
CY
ON when 1 is shifted into the Carry Flag (CY).
OFF in all other cases.
Negative Flag
N
ON when the leftmost bit is 1 as a result of the shift.
OFF in all other cases.
1
Wd
Instruction executed once
Wd: CIO 0100
Wd+1: CIO 0101
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...