![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_742268322.webp)
283
Timer and Counter Instructions
Section 3-6
3-6-11 RESET TIMER/COUNTER: CNR(545)/CNRX(547)
Purpose
Resets the timers or counters within the specified range of timer or counter
numbers.
Ladder Symbol
BCD
Binary
Variations
Applicable Program Areas
Operands
N
1
: First Number in Range
N
1
must be a timer number between T0000 and T4095 or a counter number
between C0000 and C4095.
N
2
: Last Number in Range
N
2
must be a timer number between T0000 and T4095 or a counter number
between C0000 and C4095.
Note
N
1
and N
2
must be in the same data area, i.e., N
1
and N
2
must be timer num-
bers or counter numbers.
Operand Specifications
CNR(545)
N1
N2
N
1
: First number in range
N
2
: Last number in range
CNRX(547)
N1
N2
N
1
: First number in range
N
2
: Last number in range
Variations
Executed Each Cycle for ON Condition
CNR(545)/
CNRX(547)
Executed Once for Upward Differentiation
@CNR(545)/
CNRX(547)
Executed Once for Downward Differentiation
Not supported.
Immediate Refreshing Specification
Not supported.
Block program areas
Step program areas
Subroutines
Interrupt tasks
OK
OK
OK
OK
Area
N
1
N
2
CIO Area
---
---
Work Area
---
---
Holding Bit Area
---
---
Auxiliary Bit Area
---
---
Timer Area
C0000 to C4095
C0000 to C4095
Counter Area
T0000 to T4095
T0000 to T4095
DM Area
---
---
EM Area without bank
---
---
EM Area with bank
---
---
Indirect DM/EM
addresses in binary
---
---
Indirect DM/EM
addresses in BCD
---
---
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...