![background image](http://html1.mh-extra.com/html/omron/sysmac-cs1d-cpu/sysmac-cs1d-cpu_reference-manual_7422681323.webp)
1284
CS-series Instruction Execution Times and Number of Steps
Section 4-1
4-1-1
Sequence Input Instructions
Note
When a double-length operand is used, add 1 to the value shown in the length
column in the following table.
Instruction
Mnemonic
Code
Length
(steps)
ON execution time (
µ
s)
Conditions
CPU6
@
H
CPU4
@
H
CPU6
@
CPU4
@
LOAD
LD
---
1
0.02
0.04
0.04
0.08
---
!LD
---
2
+21.14
+21.16
+21.16
+21.16
Increase for CS
Series
+45.1
+45.1
+45.1
+45.1
Increase for
C200H
LOAD NOT
LD NOT
---
1
0.02
0.04
0.04
008
---
!LD NOT
---
2
+21.14
+21.16
+21.16
+21.16
Increase for CS
Series
+45.1
+45.1
+45.1
+45.1
Increase for
C200H
AND
AND
---
1
0.02
0.04
0.04
0.08
---
!AND
---
2
+21.14
+21.16
+21.16
+21.16
Increase for CS
Series
+45.1
+45.1
+45.1
+45.1
Increase for
C200H
AND NOT
AND NOT
---
1
0.02
0.04
0.04
0.08
---
!AND NOT
---
2
+21.14
+21.16
+21.16
+21.16
Increase for CS
Series
+45.1
+45.1
+45.1
+45.1
Increase for
C200H
OR
OR
---
1
0.02
0.04
0.04
0.08
---
!OR
---
2
+21.14
+21.16
+21.16
+21.16
Increase for CS
Series
+45.1
+45.1
+45.1
+45.1
Increase for
C200H
OR NOT
OR NOT
---
1
0.02
0.04
0.04
0.08
---
!OR NOT
---
2
+21.14
+21.16
+21.16
+21.16
Increase for CS
Series
+45.1
+45.1
+45.1
+45.1
Increase for
C200H
AND LOAD
AND LD
---
1
0.02
0.04
0.04
0.08
---
OR LOAD
OR LD
---
1
0.02
0.04
0.04
0.08
---
NOT
NOT
520
1
0.02
0.04
0.04
0.08
---
CONDITION
ON
UP
521
3
0.3
0.42
0.46
0.54
---
CONDITION
OFF
DOWN
522
4
0.3
0.42
0.46
0.54
---
LOAD BIT
TEST
LD TST
350
4
0.14
0.24
0.25
0.37
---
LOAD BIT
TEST NOT
LD TSTN
351
4
0.14
0.24
0.25
0.37
---
AND BIT
TEST NOT
AND TSTN
351
4
0.14
0.24
0.25
0.37
---
OR BIT TEST
OR TST
350
4
0.14
0.24
0.25
0.37
---
OR BIT TEST
NOT
OR TSTN
351
4
0.14
0.24
0.25
0.37
---
Summary of Contents for SYSMAC CS1D-CPU**
Page 3: ...iv...
Page 29: ...xxx...
Page 185: ...146 List of Instructions by Function Code Section 2 4...
Page 1389: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2...
Page 1390: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits...
Page 1391: ...1352 ASCII Code Table Appendix A...